ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	6V
Input Voltage	
Output Short Circuit Duration (Note 2)	Indefinite
Operating Temperature Range (Note 3)	
LTC6078C, LTC6079C	–40°C to 85°C
LTC6078I, LTC6079I	–40°C to 85°C
LTC6078H, LTC6079H	-40°C to 125°C
(Not Available in DFN Package)	

Specified Temperature Range (Note 4)
LTC6078C, LTC6079C
LTC6078I, LTC6079I40°C to 85°C
LTC6078H, LTC6079H–40°C to 125°C
Junction Temperature
DFN Packages125°C
All Other Packages150°C
Storage Temperature Range
DFN Packages–65°C to 125°C
All Other Packages–65°C to 150°C
Lead Temperature (Soldering, 10 Sec)

PACKAGE/ORDER INFORMATION

		ORDER PART NUMBER	DD PART MARKING*				
TOP VIEW	TOP VIEW	LTC6078CDD LTC6078IDD	LBBB LBBB				
-INA 2 +INA 3 V 4 1 V 4 1 V 4 1 V 7 1 HNB	OUTA 1 -INA 2 +INA 3 +INA 3 -INB -	ORDER PART NUMBER	MS8 PART MARKING*				
SHDN_A 5 C C C C C C C C C C C C C C C C C C	MS8 PACKAGE 8-LEAD PLASTIC MSOP Τ _{JMAX} = 150°C, θ _{JA} = 200°C/W	LTC6078ACMS8 LTC6078CMS8 LTC6078AIMS8 LTC6078IMS8 LTC6078AHMS8 LTC6078HMS8	LTAJZ LTAJZ LTAJZ LTAJZ LTAJZ LTAJZ				
		ORDER PART NUMBER	DHC PART MARKING*				
-INA 2 + INA 3 + IND +INA 3 + I + IND V* 4 1 + I + IND	-INA 2 +INA 3 V ⁺ 4 13 V ⁻	LTC6079CDHC LTC6079IDHC	6079 6079				
+INB 5 + HB + INC -INB 6 + 1 + 112 + INC -INB 6 + 1 + 111 - INC	V ⁺ 4 +INB 5 -INB 6 B C 112 +INC 111 -INC	ORDER PART NUMBER	GN PART MARKING				
OUTB 77 1 10 0UTC NC 8 1 19 NC DHC PACKAGE 16-LEAD (5mm × 3mm) PLASTIC DFN T _{JMAX} = 125°C, θ _{JA} = 43°C/W UNDERSIDE METAL CONNECTED TO V ⁻	OUTB 7 NC 8 GN PACKAGE 16-LEAD PLASTIC SSOP T _{JMAX} = 150°C, θ _{JA} = 110°C/W	LTC6079CGN LTC6079IGN LTC6079HGN	6079 6079I 6079H				
Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/							

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grades and parametric grades are identified by a label on the shipping container.



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Test conditions are V⁺ = 3V, V⁻ = 0V, V_{CM} = 0.5V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		_	C,	I SUFFI)	(ES	I	H SUFFIX	X	UNITS
					MIN	ТҮР	MAX	MIN	ТҮР	MAX	1
V _{OS}	Offset Voltage (Note 5)	LTC6078MS8, LTC6078AMS8, LTC6078DD, LTC6079DHC LTC6078AMS8 LTC6078MS8 LTC6079GN LTC6079DL LTC6079DD LTC6079DHC	$\label{eq:cm} \begin{array}{l} LTC6079GN \\ V_{CM} = 0.5V, 2.5V \\ V_{CM} = 0.5V, 2.5V \\ V_{CM} = 0.5V \end{array}$	•		±7 ±7 ±20 ±25 ±30 ±30 ±35	±25 ±30 ±70 ±97 ±115 ±120 ±150		±7 ±25 ±30 ±35	±25 ±95 ±135 ±165	μν μν μν μν μν μν
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift (Note 5)	LTC6078AMS8 LTC6078MS8 LTC6078DD, LTC6079GN LTC6079DHC		• • •		±0.2 ±0.3 ±0.3	±0.7 ±1.1 ±1.4 ±1.8		±0.2 ±0.3	±0.7 ±1.1 ±1.4	μV/°C μV/°C μV/°C μV/°C
I _B	Input Bias Current (Note 6)	$V_{CM} = V^{+}/2$ $V_{CM} = V^{+}/2$		•		0.2 10	1 50		0.2 150	1 350	pA pA
I _{OS}	Input Offset Current (Note 6)	$V_{CM} = V^{+}/2$ $V_{CM} = V^{+}/2$		•		0.1 0.5	25		0.1 10	100	pA pA
e _n	Input Noise Voltage	0.1Hz to 10Hz				1			1		μV _{P-P}
	Input Noise Voltage Density	f = 1kHz f = 10kHz				18 16			18 16		nV/√Hz nV/√Hz
i _n	Input Noise Current Density (Note 8)					0.56			0.56		fA/√Hz
	Input Common Mode Range			٠	V-		V+	V-		V+	V
C _{DIFF}	Differential Input Capacitance					10			10		pF
C _{CM}	Common Mode Input Capacitance					18			18		pF
CMRR	Common Mode Rejection Ratio	All Packages LTC6078AMS8 LTC6078AMS8 LTC6078MS8 LTC6078MS8 LTC6079GN LTC6079GN LTC6079GN LTC6078DD, LTC6079DHC LTC6078DD, LTC6079DHC			95 87 91 85 89 84 88 83 83 87	110 105 103 102 102 102 102 102 100 102		95 87 91 85 89 84 88	110 103 103 100 102 100 102		dB dB dB dB dB dB dB dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = 2.7 V \text{ to } 5.5 V$		•	100 97	120		100 97	120		dB dB
V _{OUT}	Output Voltage, High (Referred to V ⁺)	No Load I _{SOURCE} = 0.2mA I _{SOURCE} = 2mA		•	35 350	1 15 150		40 400	1 15 150		mV mV mV
	Output Voltage, Low (Referred to V ⁻)	No Load I _{SINK} = 0.2mA I _{SINK} = 2mA		•		1 10 100	30 300		1 10 100	35 350	mV mV mV
A _{VOL}	Large-Signal Voltage Gain	$R_{LOAD} = 10k, \ 0.5V \le V_{OUT} \le 2.$	5V	•	115	130		110	125		dB
I _{SC}	Output Short-Circuit Current	Source Sink		•	5 7	10 14		4 6	10 14		mA mA
SR	Slew Rate	A _V = 1				0.05			0.05		V/µs
GBW	Gain-Bandwidth Product (f _{TEST} = 10kHz)	R _L = 100k		•	420 360	750		420 320	750		kHz kHz
Φ_0	Phase Margin	$R_L = 10k, C_L = 200pF$				66			66		Deg
ts	Settling Time 0.1%	A _V = 1, 1V Step				24			24		μs



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Test conditions are V⁺ = 3V, V⁻ = 0V, V_{CM} = 0.5V unless otherwise noted.

SYMBOL	PARAMETER CONDITIONS				C, I SUFFIXES			H SUFFIX			
				MIN	ТҮР	MAX	MIN	ТҮР	MAX		
I _S	Supply Current (per Amplifier)	No Load	•		54	72 78		54	72 80	μΑ μΑ	
	Shutdown Current (per Amplifier)	Shutdown, $V_{\overline{SHDN}} \le 0.8V$, LTC6078DD	•		0.3	1				μA	
V _S	Supply Voltage Range	Guaranteed by the PSRR Test	•	2.7		5.5	2.7		5.5	V	
	Channel Separation	$f_{s} = 10 \text{kHz}, R_{L} = 10 \text{k}$			-110			-110		dB	
	Shutdown Logic	SHDN High, LTC6078DD SHDN Low, LTC6078DD	•	2		0.8	2		0.8	V V	
t _{ON}	Turn on Time	$V_{\overline{SHDN}} = 0.8V$ to 2V, LTC6078DD			50			50		μs	
t _{OFF}	Turn off Time	$V_{\overline{SHDN}} = 2V$ to 0.8V, LTC6078DD			2			2		μs	
	Leakage of SHDN Pin	$V_{\overline{SHDN}} = 0V, LTC6078DD$			0.6					μA	

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Test conditions are V⁺ = 5V, V⁻ = 0V, V_{CM} = 0.5V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		C,	I SUFFIX	KES	I	H SUFFI	X	UNITS
				MIN	ТҮР	MAX	MIN	ТҮР	MAX	
V _{OS}	Offset Voltage	$\label{eq:constraint} \begin{array}{llllllllllllllllllllllllllllllllllll$	•		±10 ±10 ±20 ±25 ±30 ±30 ±35	±30 ±35 ±75 ±102 ±120 ±125 ±155		±10 ±25 ±30 ±35	±30 ±100 ±140 ±170	μV μV μV μV μV μV
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift (Note 7)	LTC6078AMS8 LTC6078MS8 LTC6078DD, LTC6079GN LTC6079DHC	• • •		±0.2 ±0.3 ±0.3	±0.7 ±1.1 ±1.4 ±1.8		±0.2 ±0.3	±0.7 ±1.1 ±1.4	μV/°C μV/°C μV/°C μV/°C
Ι _Β	Input Bias Current	V _{CM} = V ⁺ /2 V _{CM} = V ⁺ /2	•		0.2 10	1 50		0.2 150	1 350	pA pA
I _{OS}	Input Offset Current	V _{CM} = V ⁺ /2 V _{CM} = V ⁺ /2	•		0.1 0.5	25		0.1 10	100	pA pA
e _n	Input Noise Voltage	0.1Hz to 10Hz			1			1		μV _{P-P}
	Input Noise Voltage Density	f = 1kHz f = 10kHz			18 16			18 16		nV/√Hz nV/√Hz
i _n	Input Noise Current Density (Note 8)				0.56			0.56		fA/√Hz
	Input Common Mode Range		•	V-		V+	V-		V+	V
C _{DIFF}	Differential Input Capacitance				10			10		pF
C _{CM}	Common Mode Input Capacitance				18			18		pF



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Test conditions are V⁺ = 5V, V⁻ = 0V, V_{CM} = 0.5V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		C,	I SUFFI)	(ES		UNITS		
				MIN	ТҮР	MAX	MIN	ТҮР	MAX	
CMRR	Common Mode Rejection Ratio	$\begin{array}{llllllllllllllllllllllllllllllllllll$		91 90 94 88 90 86 90 86 90	105 105 100 105 100 105 100 105 100		91 90 94 88 90 86 90	105 105 105 100 105 100 105		dB dB dB dB dB dB dB dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = 2.7V to 5.5V	•	100 97	120		97	120		dB dB
V _{OUT}	Output Voltage, High (Referred to V ⁺)	No Load I _{SOURCE} = 0.5mA I _{SOURCE} = 5mA	•	50 500	2 20 200		55 550	2 20 200		mV mV mV
	Output Voltage, Low (Referred to V ⁻)	No Load I _{SINK} = 0.5mA I _{SINK} = 5mA			1 15 150	40 400		1 15 150	45 450	mV mV mV
A _{VOL}	Large-Signal Voltage Gain	$R_{LOAD} = 10k, 0.5V \leq V_{OUT} \leq 4.5V$	•	115	130		110	125		dB
I _{SC}	Output Short-Circuit Current	Source Sink		14 14	25 25		12 12	25 25		mA mA
SR	Slew Rate	A _V = 1			0.05			0.05		V/µs
GBW	Gain-Bandwidth Product (f _{TEST} = 10kHz)	R _L = 100k	•	420 360	750		420 320	750		kHz kHz
Φ_0	Phase Margin	$R_{L} = 10k, C_{L} = 200pF$			66			66		Deg
t _S	Settling Time 0.1%	$A_V = 1$, 1V Step			24			24		μs
IS	Supply Current (per Amplifier)	No Load	•		55	74 82		55	74 84	μA μA
	Shutdown Current (per Amplifier)	Shutdown, $V_{\overline{SHDN}} \le 1.2V$, LTC6078DD			1.5	5		1.5	5	μA
V _S	Supply Voltage Range	Guaranteed by the PSRR Test		2.7		5.5	2.7		5.5	V
	Channel Separation	$f_s = 10 \text{kHz}, \text{ R}_L = 10 \text{k}$			-110			-110		dB
	Shutdown Logic	<u>SHDN</u> High, LTC6078DD SHDN Low, LTC6078DD		3.5		1.2	3.5		1.2	V V
t _{ON}	Turn on Time	$V_{\overline{SHDN}}$ = 1.2V to 3.5V, LTC6078DD			50			50		μs
t _{OFF}	Turn off Time	$V_{\overline{SHDN}}$ = 1.2V to 3.5V, LTC6078DD			2			2		μs
	Leakage of SHDN Pin	$V_{\overline{SHDN}} = 0V, LTC6078DD$			0.6					μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted.

Note 3: The LTC6078C/LTC6079C and LTC6078I/LTC6079I are guaranteed functional over the operating temperature range of -40°C to 85°C. The LTC6078H/LTC6079H are guaranteed functional over the operating temperature range of -40°C to 125°C.

Note 4: The LTC6078C/LTC6079C are guaranteed to meet specified

performance from 0°C to 70°C. The LTC6078C/LTC6079C are designed, characterized and expected to meet specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LTC6078I/LTC6079I are guaranteed to meet specified performance from -40°C to 85°C. The LTC6078H/LTC6079H are guaranteed to meet specified performance from -40°C to 125°C.

Note 5: V_{OS} and V_{OS} drift are 100% tested at 25°C and 125°C.


Note 6: I_B and I_{OS} are guaranteed by the $V_S = 5V$ test.


Note 7: V_{OS} drift is guaranteed by the V_S = 3V test.


Note 8: Current noise is calculated from $i_n = \sqrt{2qI_B}$, where $q = 1.6 \cdot 10^{-19}$ coulomb.


LTC6078/LTC6079


TYPICAL PERFORMANCE CHARACTERISTICS













Input Bias vs V_{CM}




Input Bias vs V_{CM} 400 $V_{\rm S} = 5V$ $\bar{T_A} = 125^{\circ}C$ 300 INPUT BIAS CURRENT (pA) 200 100 -0 -100 -200 -300 -400 0 1 2 3 4 5 V_{CM} (V) 60789 G07

Voltage Noise Spectrum




0.1Hz to 10Hz Output Voltage Noise






TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

OUT: Amplifier Output

- -IN: Inverting Input
- +IN: Noninverting Input
- V+: Positive Supply
- V-: Negative Supply

SHDN_A: Shutdown Pin of Amplifier A, active low and only valid for LTC6078DD. An internal current source pulls the pin to V⁺ when floating.

SHDN_B: Shutdown Pin of Amplifier B, active low and only valid for LTC6078DD. An internal current source pulls the pin to V⁺ when floating.

NC: Not internally connected.

Exposed Pad: Connected to V⁻.



APPLICATIONS INFORMATION

Preserving Input Precision

Preserving input accuracy of the LTC6078/LTC6079 requires that the application circuit and PC board layout do not introduce errors comparable or greater than the $10\mu V$ typical offset of the amplifiers. Temperature differentials across the input connections can generate thermocouple voltages of 10's of microvolts so the connections to the input leads should be short, close together and away from heat dissipating components. Air current across the board can also generate temperature differentials.

The extremely low input bias currents (0.2pA typical) allow high accuracy to be maintained with high impedance sources and feedback resistors. Leakage currents on the PC board can be higher than the input bias current. For example, $10G\Omega$ of leakage between a 5V supply lead and an input lead will generate 500pA! Surround the input leads with a guard ring driven to the same potential as the input common mode to avoid excessive leakage in high impedance applications.

Input Clamps

Large differential voltages across the inputs over very long time periods can impact the precisely trimmed input offset voltage of the LTC6078/LTC6079. As an example, a 2V differential voltage between the inputs over a period of 100 hours can shift the input offset voltage by tens of microvolts. If the amplifier is to be subjected to large differential input voltages, adding back-to-back diodes between the two inputs will minimize this shift and retain the DC precision. If necessary, current-limiting series resistors can be added in front of the diodes, as shown in Figure 1. These diodes are not necessary for normal closed loop applications.




Figure 1. Op Amp with Input Voltage Clamp

Capacitive Load

LTC6078/LTC6079 can drive capactive load up to 200pF in unity gain. The capacitive load driving capability increases as the amplifier is used in higher gain configurations. A small series resistance between the ouput and the load further increases the amount of capacitance the amplifier can drive.

SHDN Pins

Pins 5 and 6 are used for power shutdown on the LTC6078 in the DD package. If they are floating, internal current sources pull Pins 5 and 6 to V+ and the amplifiers operate normally. In shutdown, the amplifier output is high impedance, and each amplifier draws less than 2μ A current.

When the chip is turned on, the supply current per amplifier is about $35\mu A$ larger than its normal values for $50\mu s$.

Rail-to-Rail Input

The input stage of LTC6078/LTC6079 combines both PMOS and NMOS differential pairs, extending its input common mode voltage range to both positive and negative supply voltages. At high input common mode range, the NMOS pair is on. At low common mode range, the PMOS pair is on. The transition happens when the common voltage is between 1.3V and 0.9V below the positive supply.

Thermal Hysteresis

Figure 2 shows the input offset hysteresis of LTC6078MS8 for 3 thermal cycles from -45 °C to 90 °C. The typical offset shift after the 3 cycles is only 1µV.




Figure 2. V_{OS} Thermal Hysteresis of LTC6078MS8





APPLICATIONS INFORMATION

PC Board Layout

Mechanical stress on a PC board and soldering-induced stress can cause the V_{OS} and V_{OS} drift to shift. The DD and DHC packages are more sensitive to stress. A simple way to reduce the stress-related shifts is to mount the IC near the short edge of the PC board, or in a corner. The board edge acts as a stress boundary, or a region where the flexure of the board is minimum. The package should always be mounted so that the leads absorb the stress and not the package. The package is generally aligned with the leads paralled to the long side of the PC board.

The most effective technique to relieve the PC board stress is to cut slots in the board around the op amp. These slots can be cut on three sides of the IC and the leads can exit on

SIMPLIFIED SCHEMATIC

the fourth side. Figure 3 shows the layout of a LTC6078DD with slots at three sides.






Figure 3. Vertical Orientation of LTC6078DD with Slots




Simplified Schematic of the Amplifier




2.7V High Side Current Sense




Low Average Power IR LED Driver




Accelerometer Signal Conditioner



Photodiode Amplifier









6 Decade Current Log Amplifier


Humidity Sensor Signal Conditioner













Thermistor Amplifier with Overtemperature Alarm



Precision Voltage-Controlled Current Source




60Hz Notch





LTC6078/LTC6079

PACKAGE DESCRIPTION




DD Package

- CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
- TOP AND BOTTOM OF PACKAGE





PACKAGE DESCRIPTION




6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE

TOP AND BOTTOM OF PACKAGE



PACKAGE DESCRIPTION



MS8 Package

2. DRAWING NOT TO SCALE

DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE


4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX





PACKAGE DESCRIPTION




GN Package 16-Lead Plastic SSOP (Narrow .150 Inch) (Reference LTC DWG # 05-08-1641)

SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD

FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE





DC Accurate Composite Amplifier, Gain of 1000

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC2051/LTC2052	Dual/Quad Zero-Drift Op Amps	3µV V _{OS} , 30nV/°C V _{OS} Drift
LT6011/LT6012	Dual/Quad Precision Op Amps	60μV V _{OS} , I _B = 300pA, I _S = 135μA



