
ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage	3.8V
Common Mode Level of BBPI, BBMI,	
and BBPQ, BBMQ	2V
LOL, LOC DC Voltage	
LOL, LOC Input Power (Note 15)	20dBm
Current Sink of TEMP, SDO	10mA
Voltage on Any Pin (Note 16)0.3	$3V \text{ to } V_{CC} + 0.3V$
T _{JMAX}	150°C
Case Operating Temperature Range	–40°C to 105°C
Storage Temperature Range	-65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	CASE TEMPERATURE RANGE
LTC5599IUF#PBF	LTC5599IUF#TRPBF	5599	24-Lead (4mm × 4mm) Plastic QFN	-40°C to 105°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

Please refer to: http://www.linear.com/designtools/packaging/ for the most recent package drawings.

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_C = 25^{\circ}C$. $V_{CC} = 3.3V$, EN = 3.3V, $V_{CTRL} = 3.3V$, $P_{LO} = 0$ dBm, BBPI, BBMI, BBPQ, BBMQ common mode DC voltage $V_{CMBB} = 1.4V_{DC}$, I and Q baseband input signal = 2MHz, 2.1MHz, $1V_{P-P(DIFF, \ I \ or \ Q)}$, I and Q 90° shifted, lower sideband selection, all registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
f _{L0} = 150M	Hz, f _{RF1} = 147.9MHz, f _{RF2} = 148MHz	, Register 0x00 = 0x62				
S _{22(ON)}	RF Port Return Loss			-26		dB
f _{LO(MATCH)}	LO Match Frequency Range	S11 < -10dB		116 to 272		MHz
Gain	Conversion Voltage Gain	20 • Log (V _{RF(OUT)(50Ω)} /V _{IN(DIFF)(I or Q)})		-7.5		dB
P _{OUT}	Absolute Output Power	1V _{P-P(DIFF)} CW Signal, I and Q		-3.5		dBm
OP1dB	Output 1dB Compression			5		dBm
OIP2	Output 2nd Order Intercept	(Note 5)		70.5		dBm
OIP3	Output 3rd Order Intercept	(Note 6)		21.7		dBm
NFloor	RF Output Noise Floor	No Baseband AC Input Signal (Note 3)		-155.3		dBm/Hz
SB	Side-Band Suppression	(Note 7)		-61.4		dBc
LOFT	Carrier Leakage (LO Feedthrough)	(Note 7) EN = Low (Note 7)		-52.8 -84.8		dBm dBm
2L0FT	LO Feedthrough at 2xLO			-59		dBm
	•		•			5599f



ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_C = 25^{\circ}C$. $V_{CC} = 3.3V$, $E_{CC} =$

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
2LO	Signal Powers at 2xL0	Maximum of 2f _{L0} – 2f _{BB} ; 2f _{L0} – f _{BB} ; 2f _{L0} + f _{BB} , 2f _{L0} + 2f _{BB}	-51	dBc
3L0FT	LO Feedthrough at 3xLO		– 57	dBm
3L0	Signal Powers at 3xL0	Maximum of $3f_{LO} - f_{BB}$; $3f_{LO} + f_{BB}$	-10.7	dBc
BW1dB _{BB}	-1dB Baseband Bandwidth	$R_{SOURCE} = 50\Omega$, Differential	15	MHz
BW3dB _{BB}	-3dB Baseband Bandwidth	$R_{SOURCE} = 50\Omega$, Differential	28	MHz
f _{LO} = 500MH	Hz, f _{RF1} = 497.9MHz, f _{RF2} = 498MHz,	Register 0x00 = 0x2D		
S _{22(ON)}	RF Port Return Loss		-26	dB
f _{LO(MATCH)}	LO Match Frequency Range	S11 < -10dB	180 to 1900	MHz
Gain	Conversion Voltage Gain	20 • Log (V _{RF(OUT)(50Ω)} /V _{IN(DIFF)(I or Q)})	-7.7	dB
P _{OUT}	Absolute Output Power	1V _{P-P(DIFF)} CW Signal, I and Q	-3.7	dBm
OP1dB	Output 1dB Compression		5.0	dBm
OIP2	Output 2nd Order Intercept	(Note 5)	63.6	dBm
OIP3	Output 3rd Order Intercept	(Note 6)	20.8	dBm
NFloor	RF Output Noise Floor	No Baseband AC Input Signal (Note 3) P _{OUT} = 3dBm (Note 3)	-156.7 -156.0	dBm/Hz dBm/Hz
SB	Side-Band Suppression	(Note 7)	-52.6	dBc
L0FT	Carrier Leakage (LO Feedthrough)	(Note 7) EN = Low (Note 7)	−51.5 −67.5	dBm dBm
2L0FT	LO Feedthrough at 2xLO		-61	dBm
2LO	Signal Powers at 2xL0	Maximum of 2f _{LO} – 2f _{BB} ; 2f _{LO} – f _{BB} ; 2f _{LO} + f _{BB} , 2f _{LO} + 2f _{BB}	-51	dBc
3L0FT	LO Feedthrough at 3xLO		-62	dBm
3L0	Signal Powers at 3xL0	Maximum of 3f _{LO} – f _{BB} ; 3f _{LO} + f _{BB}	-11.8	dBc
BW1dB _{BB}	-1dB Baseband Bandwidth	$R_{SOURCE} = 50\Omega$, Differential	29	MHz
BW3dB _{BB}	-3dB Baseband Bandwidth	$R_{SOURCE} = 50\Omega$, Differential	57	MHz
$f_{LO} = 900MH$	Hz, f _{RF1} = 897.9MHz, f _{RF2} = 898MHz,	Register 0x00 = 0x12		
S _{22(ON)}	RF Port Return Loss		-28	dB
f _{LO(MATCH)}	LO Match Frequency Range	S11 < -10dB	223 to 1902	MHz
Gain	Conversion Voltage Gain	20 • Log (V _{RF(OUT)(50Ω)} /V _{IN(DIFF)(I or Q)})	-8.9	dB
P _{OUT}	Absolute Output Power	1V _{P-P(DIFF)} CW Signal, I and Q	-4.9	dBm
OP1dB	Output 1dB Compression		4.1	dBm
OIP2	Output 2nd Order Intercept	(Note 5)	63.5	dBm
OIP3	Output 3rd Order Intercept	(Note 6)	18.4	dBm
NFloor	RF Output Noise Floor	No Baseband AC Input Signal (Note 3)	-155.6	dBm/Hz
SB	Side-Band Suppression	(Note 7)	-61.3	dBc
LOFT	Carrier Leakage (LO Feedthrough)	(Note 7) EN = Low (Note 7)	-58.6 -62.3	dBm dBm
2L0FT	LO Feedthrough at 2xLO		-59	dBm
2L0	Signal Powers at 2xL0	Maximum of 2f _{LO} – 2f _{BB} ; 2f _{LO} – f _{BB} ; 2f _{LO} + f _{BB} , 2f _{LO} + 2f _{BB}	-51	dBc

LTC5599

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_C = 25^{\circ}C$. $V_{CC} = 3.3V$, $E_{CC} =$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
3L0FT	LO Feedthrough at 3xLO				-60		dBm
3L0	Signal Powers at 3xL0	Maximum of 3f _{LO} – f _{BB} ; 3f _{LO} + f _{BB}			-19.2		dBc
BW1dB _{BB}	-1dB Baseband Bandwidth	$R_{SOURCE} = 50\Omega$, Differential			37		MHz
BW3dB _{BB}	-3dB Baseband Bandwidth	$R_{SOURCE} = 50\Omega$, Differential			69		MHz
Variable Ga	in Control (V _{CTRL})						
V _{CTRL} R	Gain Control Voltage Range	Set Bit 6 in Register 0x01			0.9 to 3.3		V
τCTRL	Gain Control Response Time	Set Bit 6 in Register 0x01 (Note 8)			20		ns
Z _{CTRL}	Gain Control Input Impedance	Set Bit 6 in Register 0x01			10		pF
I _{CTRL}	DC Input Current	Set Bit 6 in Register 0x01 Clear Bit 6 in Register 0x01			2.58 0		mA mA
Baseband I	nputs (BBPI, BBMI, BBPQ, BBMQ)		•				
V _{CMBB}	DC Common Mode Voltage	Internally Generated			1.42		V
R _{IN(DIFF)}	Input Resistance	Differential			1.8		kΩ
R _{IN(CM)}	Common Mode Input Resistance	Four Baseband Pins Shorted			350		Ω
I _{BB(OFF)}	Baseband Leakage Current	Four Baseband Pins Shorted, EN = Low			1.3	_	nA
V _{SWING}	Amplitude Swing	No Hard Clipping, Single-Ended, Digital Gain $(DG) = -10$			1.2		V _{P-P}
Power Supp	oly (V _{CC})						
V _{CC}	Supply Voltage			2.7	3.3	3.6	V
V _{RET(MIN)}	Minimum Data Retention Voltage	(Note 14)		1.6	1.3		V
I _{CC(ON)}	Supply Current	EN = High		20	28	37	mA
I _{CC(RANGE)}	Supply Current Range	EN = High, Register 0x01 from 0x00 to 0x13			8 to 36		mA
I _{CC(OFF)}	Supply Current, Sleep Mode	EN = 0V			0.7	9	μA
ton	Turn-On Time	EN = Low to High (Notes 8, 12)			167		ns
t _{OFF}	Turn-Off Time	EN = High to Low (Notes 9, 12)			53		ns
t _{SB}	Side-Band Suppression Settling	Register 0x00 Change, <-50dBc (Note 12)			500		ns
t _{L0}	LO Suppression Settling	Register 0x02 Change, <-60dBm (Note 12)			90		ns
	(CSB, SCLK, SDI, SDO), Enable (EN) and TTCK, SCLK = 20MHz		T			
V _{IH}	Input High Voltage		•	1.1			V
V _{IL}	Input Low Voltage		•			0.2	V
I _{IH}	Input High Current				0.02		nA
I _{IL}	Input Low Current				-0.4		nA
V _{OH}	Output High Voltage	(Note 13)	•	V _{CC_L} - 0.2			V
V _{0L}	Output Low Voltage	I _{SINK} = 8mA (Note 10)	•			0.7	V
I _{OH}	SDO Leakage Current	for SDO = High			0.5		nA
V _{HYS}	Input Trip Point Hysteresis				110		mV
t _{CKH}	SCLK High Time		•	22.5	25		ns

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_C = 25^{\circ}C$. $V_{CC} = 3.3V$, $E_{CC} =$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t _{CSS}	CSB Setup Time		•	20			ns
t _{CSH}	CSB High Time		•	30			ns
t _{CS}	SDI to SCLK Setup Time		•	20			ns
t _{CH}	SDI to SCLK Hold Time		•	10			ns
t_{DO}	SCLK to SDO Time		•	45			ns
t _{C%}	SCLK Duty Cycle		•	45	50	55	%
f _{CLK}	Maximum SCLK Frequency		•	20			MHz
V_{TEMP}	Temperature Diode Voltage	I _{TEMP} = 100μA			763		mV
	Temperature Slope	I _{TEMP} = 100μA			1.6		mV/°C

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC5599 is guaranteed functional over the operating case temperature range from -40°C to 105°C.

Note 3: At 6MHz offset from the LO signal frequency. 100nF between BBPI and BBMI, 100nF between BBPQ and BBMQ.

Note 4: The Default Register Settings are listed in Table 1.

Note 5: IM2 is measured at $f_{L0} - 4.1 MHz$.

Note 6: IM3 is measured at $f_{L0} - 2.2$ MHz and $f_{L0} - 1.9$ MHz. OIP3 = lowest of (1.5 • P{ $f_{L0} - 2.1$ MHz} - 0.5 • P{ $f_{L0} - 2.2$ MHz}) and (1.5 • P{ $f_{L0} - 2.4$ MHz}) - 0.5 • P{ $f_{L0} - 1.9$ MHz}).

Note 7: Without side-band or LO feedthrough nulling (unadjusted).

Note 8: RF power is within 10% of final value.

Note 9: RF power is at least 30dB down from its ON state.

Note 10: V_{OL} voltage scales linear with current sink. For example for $R_{PULL-UP}=1k\Omega,\ V_{CC_L}=3.3V$ the SDO sink current is about $(3.3-0.2)/1k\Omega=3.1$ mA. Max $V_{OL}=0.7$ • 3.1/8=0.271V, with $R_{PULL-UP}$ the SDO

pull-up resistor and $V_{\text{CC_L}}$ the digital supply voltage to which $R_{\text{PULL-UP}}$ is connected to.

Note 11: I and Q baseband Input signal = 2MHz CW, $0.8V_{P-P,\ DIFF}$ each, I and Q 0° shifted.

Note 12: $f_{LO} = 500MHz$, $P_{LO} = 0dBm$, C4 = 1.5nF


Note 13: Maximum V_{OH} is derated for capacitive load using the following formula: $V_{CC_L} \bullet exp \ (-0.5 \bullet T_{CLK}/(R_{PULL-UP} \bullet C_{LOAD}), \ with \ T_{CLK}$ the time of one SCLK cycle, $R_{PULL-UP}$ the SDO pull-up resistor, V_{CC_L} the digital supply voltage to which $R_{PULL-UP}$ is connected to, and C_{LOAD} the capacitive load at the SDO pin. For example for $T_{CLK} = 100$ ns (10MHz SCLK), $R_{PULL-UP} = 1$ k Ω , $C_{LOAD} = 10$ pF and $V_{CC_L} = 3.3$ V the derating is 3.3 • exp(-5) = 22.2mV, thus maximum $V_{OH} = 3.3$ V - 0.1 - 0.0222 = 3.177V.


Note 14: Minimum V_{CC} in order to retain register data content.

Note 15: Guaranteed by design and characterization. This parameter is not tested.

Note 16: RF pin guaranteed by design while using a 10nF coupling capacitor. The RF pin is not tested.


Downloaded from Arrow.com.






$\begin{array}{ll} \textbf{TYPICAL PERFORMANCE CHARACTERISTICS} & v_{CC} = 3.3 \text{V}, \text{ EN} = 3.3 \text{V}, \text{ } V_{CTRL} = 3.3 \text{V}, \text{ } T_{C} = 25 ^{\circ}\text{C}, \\ P_{L0} = 0 \text{dBm}, \text{ } f_{L0} = 500 \text{MHz}, \text{ } \text{BBPI}, \text{ } \text{BBNI}, \text{ } \text{BBPQ}, \text{ } \text{BBMQ common mode DC voltage V}_{CMBB} = 1.4 \text{V}_{DC}, \text{ } \text{I } \text{ } \text{and Q baseband input signal } = 2 \text{MHz}, \\ \end{array}$


2.1MHz, 1V_{P-P(DIFF, I or Q)}, I and Q 90° shifted, lower sideband selection, TEMPUPDT = 0, register 0x00 value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.



TYPICAL PERFORMANCE CHARACTERISTICS $V_{CC} = 3.3V$, EN = 3.3V, $V_{CTRL} = 3.3V$, $V_$ 2.1MHz, $1V_{P-P(DIFF, I \text{ or } Q)}$, I and Q 90° shifted, lower sideband selection, TEMPUPDT = 0, register 0x00 value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.



TYPICAL PERFORMANCE CHARACTERISTICS $V_{CC} = 3.3V$, EN = 3.3V, $V_{CTRL} = 3.3V$, $V_{CTRL} = 3.3V$, 2.1MHz, $1V_{P-P(DIFF, I \text{ or } Q)}$, I and Q 90° shifted, lower sideband selection, TEMPUPDT = 0, register 0x00 value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.



5599f


LO POWER (dBm)


LO POWER (dBm)


5599 G43


LO POWER (dBm)

TYPICAL PERFORMANCE CHARACTERISTICS $v_{CC}=3.3v$, EN=3.3v, $V_{CTRL}=3.3v$, $V_{CTRL}=3.3v$, $V_{C}=25^{\circ}C$, $P_{L0}=0dBm$, $f_{L0}=500MHz$, BBPI, BBMI, BBPQ, BBMQ common mode DC voltage $V_{CMBB}=1.4V_{DC}$, I and Q baseband input signal = 2MHz, 2.1MHz, 1V_{P-P(DIFF, I or Q)}, I and Q 90° shifted, lower sideband selection, TEMPUPDT = 0, register 0x00 value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.














 $\begin{array}{l} \textbf{TYPICAL PERFORMANCE CHARACTERISTICS} & v_{CC} = 3.3 \text{V}, \text{ EN} = 3.3 \text{V}, \text{ } V_{CTRL} = 3.3 \text{V}, \text{ } T_{C} = 25^{\circ}\text{C}, \\ P_{L0} = 0 \text{dBm}, \text{ } f_{L0} = 500 \text{MHz}, \text{ BBPI}, \text{ BBMI}, \text{ BBPQ}, \text{ BBMQ common mode DC voltage } V_{CMBB} = 1.4 V_{DC}, \text{ I and Q baseband input signal} = 2 \text{MHz}, \\ 2.1 \text{MHz}, \text{ } 1 \text{V}_{P-P(DIFF, \text{ I or Q})}, \text{ I and Q 90° shifted, lower sideband selection, TEMPUPDT} = 0, \text{ register 0x00 value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.} \end{aligned}$
























5599f


 $\begin{array}{ll} \textbf{TYPICAL PERFORMANCE CHARACTERISTICS} & v_{CC} = 3.3 \text{V, EN} = 3.3 \text{V, V}_{CTRL} = 3.3 \text{V, T}_{C} = 25^{\circ}\text{C,} \\ P_{L0} = 0 \text{dBm, f}_{L0} = 500 \text{MHz, BBPI, BBMI, BBPQ, BBMQ common mode DC voltage V}_{CMBB} = 1.4 \text{V}_{DC}, I \text{ and Q baseband input signal} = 2 \text{MHz,} \\ \end{array}$ 2.1MHz, $1V_{P-P(D)FF-1 \text{ or } O)}$, I and Q 90° shifted, lower sideband selection, TEMPUPDT = 0, register 0x00 value according to Table 5, all

other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.







Worst-Case LO Leakage Over Five Parts vs LO Frequency After 25°C Calibration for Gain TempComp Off




Worst-Case LO Leakage Over Five Parts vs LO Frequency After 25°C Calibration for Gain TempComp On




Worst-Case Side-Band Suppression Over Five Parts vs LO Frequency After 25°C Calibration for Gain TempComp Off




Worst-Case Side-Band Suppression Over Five Parts vs LO Frequency After 25°C Calibration for Gain TempComp On




LO Leakage vs LO Frequency and Digital Gain Setting After Calibration at DG = -4




Side-Band Suppression vs LO Frequency and Digital Gain Setting After Calibration at DG = -4




Temperature Sensing Diode Voltage Cumulative Distribution




Supply Current Cumulative Distribution




TEMPUPDT = 1







GAIN (dB)


5599 G74





Gain Cumulative Distribution for $V_{CTRL} = 1.75V$ 100 80 -40°C PERCENTAGE (%) 60 25°C 105°C 40 20 AGCTRL = 1 0 _18 -16 -14 -12 -10GAIN (dB) 5599 G76















5599f









Side-Band Suppression Cumulative Distribution for $V_{CTRL} = 1.75V$








LO Return Loss




LO Return Loss for 30MHz and 70MHz Match, Schematic in Figure 3






 $\begin{array}{l} \textbf{TYPICAL PERFORMANCE CHARACTERISTICS} & \textbf{$V_{CC} = 3.3V$, $EN = 3.3V$, $V_{CTRL} = 3.3V$, $T_{C} = 25^{\circ}C$, \\ \textbf{$P_{L0} = 0dBm, f_{L0} = 500MHz, BBPI, BBMI, BBPQ, BBMQ common mode DC voltage $V_{CMBB} = 1.4V_{DC}$, I and Q baseband input signal = 2MHz, $2.1MHz, $1V_{P-P(DIFF, I or Q)}$, I and Q 90° shifted, lower sideband selection, $TEMPUPDT = 0$, register 0x00 value according to Table 5, all $1.4V_{DC}$.$ other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


LO Return Loss for Standard. 900MHz and 1260MHz Match



RMS EVM vs RF Output Power with 1Ms/s 16-QAM Signal



Peak EVM vs RF Output Power with 1Ms/s 16-QAM Signal



PIN FUNCTIONS

V_{CTRL} (**Pin 1**): Variable Gain Control Input. This analog control pin sets the gain. Write a "1" to bit 6 in register 0x01 (AGCTRL = 1) to activate this pin, resulting in about 2.58mA current draw from a positive supply. Typical V_{CTRL} voltage range is 0.9V to 3.3V. Gain transfer function is not linear-in-dB. Tie to V_{CC} when not used.

GND (Pins 2, 5, 12, Exposed Pad 25): Ground. All these pins are connected together internally. For best RF performance all ground pins should be connected to RF ground.

LOL, **LOC** (**Pins 3**, **4**): LO Inputs. This is not a differential input. Both pins are 50Ω inputs. An LC diplexer is recommended to be used at these pins (see Figure 13). AC-coupling capacitors are required at these pins if the applied DC level is higher than ± 100 mV.

TTCK (Pin 6): Temperature Update. When the TTCK temperature update mode is selected in register 0x01 (bit 7 = High, TEMPUPDT = 1), the temperature readout and digital gain compensation vs temperature can be updated through a logic low to logic high transition at this pin. Do not float.

TEMP (Pin 7): Temperature Sensing Diode. This pin is connected to the anode of a diode that may be used to measure the die temperature, by forcing a current and measuring the voltage. This diode is not part of the onchip thermometer.

BBPI, **BBMI** (**Pins 8**, **9**): Baseband Inputs of the I-Channel. The input impedance of each input is about $1k\Omega$. It should be externally biased to a 1.4V common mode level, or AC-coupled. Do not apply common mode voltage beyond $2V_{DC}$.

BBPQ, **BBMQ** (Pins 10, 11): Baseband Inputs of the Q-Channel. The input impedance of each input is about $1k\Omega$. It should be externally biased to a 1.4V common mode level, or AC-coupled. Do not apply common mode voltage beyond $2V_{DC}$. Float if Q-channel is disabled.

GNDRF (Pins 13, 14, 15, 17, 18): RF Ground. These pins are connected together internally. For best RF performance all ground pins should be connected to RF ground.

RF (**Pin 16**): RF Output. The output impedance at RF frequencies is 50Ω . Its DC output voltage is about 1.7V if enabled. An AC-coupling capacitor should be used at this pin with a recommended value of 10nF.

CSB (Pin 19): Serial Port Chip Select. This CMOS input initiates a serial port transaction when driven low, ending the transaction when driven back high. Do not float.

SCLK (Pin 20): Serial Port Clock. This CMOS input clocks serial port input data on its rising edge. Do not float.

SDI (Pin 21): Serial Port Data Input. The serial port uses this CMOS input for data. Do not float.


SDO (Pin 22): Serial Port Data Output. This NMOS output presents data from the serial port during a read transaction. Connect this pin to the digital supply voltage through a pull-up resistor of sufficiently large value, to ensure that the current does not exceed 10mA when pulled low.

EN (Pin 23): Enable Pin. The chip is completely turned on when a logic high voltage is applied to this pin, and completely turned off for a logic low voltage. Do not float.

 V_{CC} (Pin 24): Power Supply. It is recommended to use 1nF and 4.7 μ F capacitors for decoupling to ground on this pin.

Downloaded from Arrow.com

BLOCK DIAGRAM



The LTC5599 consists of I and Q input differential voltage-to-current converters, I and Q upconverting mixers, an RF output buffer and an LO quadrature phase generator. An SPI bus addresses nine control registers, enabling optimization of side-band suppression, LO leakage, and adjustment of the modulator gain. See Table 1 for a summary of the writable registers and their default values. A full map of all the registers in the LTC5599 is listed in Table 10 and Table 11 in the Appendix.

Table 1. SPI Writable Registers and Default Register Values.

ADDRESS	DEFAULT VALUE	SETTING	REGISTER FUNCTION
0x00	0x2E	490MHz	LO Frequency Tuning
0x01	0x84	DG = -4	Gain
0x02	0x80	0mV	Offset I-Channel
0x03	0x80	0mV	Offset Q-Channel
0x04	0x80	0dB	I/Q Gain Ratio
0x05	0x10	0°	I/Q Phase Balance
0x06	0x50	OFF	LO Port Matching Override
0x07	0x06	OFF	Temperature Correction Override
0x08	0x00	NORMAL	Operating Mode

Without using the SPI the registers will use the default values which may not result in the optimum side-band suppression (SB). For example: for LO frequency from about 400MHz to about 580MHz, the SB is about -45dBc; from 380MHz to 400MHz and 580MHz to 630MHz it falls to about -40dBc; from 350MHz to 380MHz and 630MHz to 690MHz the SB falls to about -35dBc.

Aside of powering up the LTC5599, the register values can be reset to the default values by setting SRESET = 1 (bit 3, register 0x08). After about 50ns SRESET is automatically set back to 0.

External I and Q baseband signals are applied to the differential baseband input pins: BBPI, BBMI and BBPQ, BBMQ. These voltage signals are converted to currents and translated to RF frequency by means of double-balanced upconverting mixers. The mixer outputs are combined at the inputs of the RF output buffer, which also transforms the output impedance to 50Ω . The center frequency of the

resulting RF signal is equal to the LO signal frequency. The LO inputs drive a phase shifter which splits the LO signal into in-phase and quadrature signals which drive the upconverting mixers. In most applications, the LOL input is driven by the LO source via a 39nH inductor, while the LOC input is driven by the LO source via a 15pF capacitor. This inductor and capacitor form a diplexer circuit tuned to 200MHz. The RF output is single-ended and internally 50Ω matched across a wide RF frequency range from 0.6MHz to 6GHz with better than 10dB return loss using C4 = 10nF. See Figure 13.

Baseband Interface

The baseband inputs (BBPI, BBMI, BBPQ, BBMQ) present a differential input impedance of about $1.8k\Omega$, as depicted in Figure 1. The baseband bandwidth depends on the source impedance and the frequency setting (register 0x00). It is recommended to compensate the baseband input impedance in the baseband lowpass filter design in order to achieve best gain flatness vs baseband frequency. The S-parameters for (each of) the baseband inputs are given in Table 2 for various LO frequency and gain settings.




Figure 1. Simplified Circuit Schematic of the Base Band Input Interface (Only One Channel Is Shown).

Downloaded from Arrow.com

Table 2. Differential Baseband (BB) Input Impedance vs Frequency for EN = High and $V_{CMBR} = 1.4V$

riequelicy lo	I CIN = U	iyii aliu v _{CMBB} = 1.4v		
BB FREQUENCY		NPUT IMPEDANCE (Ω)	RE COEFF	FL ICIENT
(MHz)	REAL*	IMAG* (CAP)	MAG	ANGLE
LO FREQUENC	CY = 92MI	Hz (REGISTER 0x00 = 0x79), DIC	ITAL GAII	N = -4dB
1	1.90k	-7.17k (22.2pF)	0.900	-1.6
4	1.76k	-1.82k (21.9pF)	0.893	-6.3
10	1.25k	-751 (21.2pF)	0.854	-15
20	678	-429 (18.6pF)	0.755	-27
40	342	-308 (12.9pF)	0.585	-39
LO FREQUENC	Y = 150M	Hz (REGISTER 0x00 = 0x62), DI	GITAL GAI	N = -4dB
1	1.90k	−9.11k (17.5pF)	0.900	-1.3
4	1.82k	-2.30k (17.3pF)	0.896	-5.0
10	1.45k	-935 (17.0pF)	0.872	-12
20	887	-507 (15.7pF)	0.804	-23
40	441	-325 (12.2pF)	0.658	-36
100	226	-252 (6.3pF)	0.457	-51
LO FREQUENC	Y = 500M	Hz (REGISTER 0x00 = 0x2D), DI	GITAL GAI	N = -4dB
1	1.91k	-14.7k (10.6pF)	0.900	-0.8
4	1.89k	-3.74k (10.7pF)	0.899	-3.0
10	1.72k	-1.50k (10.7pF)	0.891	-7.7
20	1.35k	-769 (10.4pF)	0.864	-15
40	786	-426 (9.4pF)	0.785	-27
100	323	-251 (6.4pF)	0.583	-47
200	212	-190 (4.2pF)	0.478	-65
LO FREQUENC	Y = 500N	IHz (REGISTER 0x00 = 0x2D), D	IGITAL GA	IN = OdB
1	1.56k	-15.0k (10.6pF)	0.879	-0.8
4	1.56k	-3.84k (10.4pF)	0.880	-3.0
10	1.48k	-1.52k (10.4pF)	0.874	-7.5
20	1.21k	-784 (10.2pF)	0.849	-15
40	753	-432 (9.2pF)	0.776	-27
100	323	-251 (6.3pF)	0.582	-47
200	213	-190 (4.2pF)	0.478	-65
LO FREQUENC	Y = 900M	Hz (REGISTER 0x00 = 0x12), DI	GITAL GAI	N = -4dB
1	1.91k	-17.0k (9.4pF)	0.901	-0.7
2	1.90k	-4.3k (9.3pF)	0.900	-2.7
10	1.77k	-1.72k (9.3pF)	0.893	-6.7
20	1.46k	-878 (9.1pF)	0.873	-13
40	915	-475 (8.4pF)	0.811	-24
100	371	-261 (6.1pF)	0.622	-45
200	233	-193 (4.1pF)	0.506	-62

Table 2. Differential Baseband (BB) Input Impedance vs Frequency for EN = High and $V_{CMBB} = 1.4V$ (continued)

BB FREQUENCY	I	NPUT IMPEDANCE (Ω)	RE COEFF		
(MHz)	REAL*	IMAG* (CAP)	MAG	ANGLE	
EN:	EN = Low (Chip Disabled, REGISTER 0X00 = 0x2E)				
1	2.04k	-18.2k (8.8pF)	0.906	-0.6	
2	2.02k	-4.59k (8.7pF)	0.906	-2.5	
10	1.91k	-1.84k (8.7pF)	0.901	-6.3	
20	1.59k	-935 (8.5pF)	0.893	-12	
40	1.01k	-502 (7.9pF)	0.826	-23	
100	402	-269 (5.9pF)	0.644	-43	
200	246	-197 (4.0pF)	0.522	-60	

^{*}Parallel Equivalent

The circuit is optimized for a common mode voltage of 1.4V which can be internally or externally applied. In case of AC-coupling to the baseband pins (1.4V internally generated bias) make sure that the high pass filter corner is not affecting the low frequency components of the baseband signal. Even a small error for low baseband frequencies can result in degraded EVM.

The baseband input offset voltage depends on the source resistance. In case of AC-coupling the 1 sigma offset is about 1.1mV, resulting in about -46.6dBm LO leakage. For shorted baseband pins (0Ω source resistance), the LO leakage improves to about -50.1dBm. In case of ACcoupling the LO leakage can be reduced by connecting a resistor in parallel with the baseband inputs, thus lowering baseband input impedance and offset. Further, the low combined baseband input leakage current of 1.3nA in shutdown mode retains the voltage over the coupling capacitors, which helps to settle faster when the part is enabled again. It is recommended to drive the baseband inputs differentially to improve the linearity. When a DAC is used as the signal source, a reconstruction filter should be placed between the DAC output and the LTC5599 baseband inputs to avoid aliasing.

Internal Gain Trim DACs

Four internal gain trim DACs (one for each baseband pin) are configured as 11-bit each. The usable DAC input value range is integer continuous from 64 to 2047 and 0 for shutdown. The DACs are not intended for baseband signal

5599f



generation but for gain and offset setting only, because there are no reconstruction filters between the DACs and the mixer core, and there is only indirect access between the DAC values and the register settings. The following functions are implemented in this way:

- Coarse digital gain control with 1dB steps
- Fine digital gain control with 0.1dB steps
- Gain-temperature correction
- · DC offset adjustment in the I-channel
- DC offset adjustment in the Q-channel
- I/Q gain balance control
- · Disable Q-channel
- Continuous variable gain control

Coarse Digital Gain Control (DG) with 1dB Steps (Register 0x01)

Twenty digital gain positions 1dB apart are implemented by hardwiring a corresponding DAC code for all four DACs. The coarse digital gain is set by writing to the five least-significant bits in register 0x01, see Table 10 and 11. The gain is the highest for code 00000 (code 0 = 0dB, DG = 0) and the lowest for code 10011 (code 19 = -19dB, DG = -19). Note that the gain 0dB set by the digital gain control is not the same as the voltage gain of the part. The remaining 12 codes (decimal 20 to 31) are reserved.

The digital gain in dB equals minus the decimal value written into the 5 least-significant bits of the gain register. The formula relating the modulator gain G(in V/V) relative to the maximum conversion gain therefore equals:

 $G(V/V) = 10^{(DG/20)}$

Fine Digital Gain Control(FDG) with 0.1dB Steps and Gain-Temperature Correction (Register 0x07)

Sixteen digital gain positions about 0.1dB apart can be set directly using the four least-significant bits in register 0x07 combined with bit 2 = 1 in register 0x08 (TEMPCORR = 1). For coarse digital gain settings code 9 and higher some or more subsequent codes of the fine digital gain positions may be the same due to the limited resolution of the 11-bit DACs. The main purpose of these 0.1dB gain steps is

to implement an automatic gain/temperature correction which can be activated by setting TEMPCORR = 1. In that case, the input of the fine digital gain control will be the on-chip thermometer. The on-chip thermometer generates a 4-bit digital code with code 0 corresponding to -30°C and code 15 corresponding to 120°C and 10°C spacing between the codes. The on-chip thermometer output code can be updated continuous (by clearing TEMPUPDT, bit 7 in register 0x01, see Table 10) or can be updated by bringing the external pin TTCK from low to high (and setting TEMPUPTD = 1). In case of continuous update the code will be an asynchronous update whenever the temperature crosses a certain threshold. In some cases it is desired to prevent a gain update to happen in the middle of a data frame. In that case, the gain/temperature update can be synchronized using the TTCK pin for example at the beginning or end of a data frame. The on-chip temperature can be read back by reading register 0x1F (TEMP[3:0]). The decimal value of TEMP[3:0] is given by:

TEMP[3:0] = round(T/10) + 3

with T the actual on-chip temperature in °C. It's accuracy is about ± 10 °C. TEMP[3:0] defaults to 7 after an EN low to high transition with TEMPUPDT = 1. Switching from TEMPUPDT = 0 to TEMPTUPDT = 1, TEMP[3:0] indicates the temperature during the last time TTCK went from low to high. Note that the actual on-chip temperature cannot be read if TEMPCORR = 1 or when TEMPUPDT = 1 without toggling TTCK.

Analog Gain Control

The LTC5599 supports analog control of the conversion gain through a voltage applied to V_{CTRL} (pin 1). The gain can be controlled downward from the digital gain setting (DG) programmed in register 0x01. In order to minimize distortion in the RF output signal the AGCTRL bit (bit 6 in register 0x01) should be set to 1. If analog gain control is not used, V_{CTRL} should be connected to V_{CC} and AGCTRL set to 0; this saves about 2.58mA of supply current. The typical usable gain control range is from 0.9V to 3.3V. Setting V_{CTRL} to a voltage lower than V_{CC} with AGCTRL = 0 significantly impairs the linearity of the RF output signal and lowers the V_{CTRL} response time. A simplified schematic is shown in Figure 1.



I/Q DC Offset Adjustment (Registers 0x02 and 0x03) and LO Leakage

Offsets in the I- and Q-channel translates into LO leakage at the RF port. This offset can either be caused by the I/Q modulator or, in case the baseband connections are DC-coupled, applied externally. Registers 0x02 and 0x03 (I-offset and Q-offset) can be set to cancel this offset and hence lower the LO leakage. To adjust the offset in the I-channel, the BBPI DAC is set to a (slightly) different value than the BBMI DAC, introducing an offset. These 8-bit registers defaults are 128 and represents 0 offset. The register value can be set from 1 to 255. The value 0 represents an unsupported code and should not be used. Since the input referred offset depends on the gain the input offset value (V_{OS}) can be calculated as:

$$V_{OS} = 1260/((3632 \cdot G)/(N_{OS} - 128) - (N_{OS} - 128)/(3632 \cdot G))$$

and $V_{os} = 0$ for $N_{os} = 128$. G represents the gain from Table 3.

Table 3. Coarse Digital Gain (DG) Register Settings.

	•	, , ,	•	
DG (dB)	G(V/V)	DEC	BINARY	HEX
0	1.000	0	00000	0x00
-1	0.891	1	00001	0x01
-2	0.794	2	00010	0x02
-3	0.708	3	00011	0x03
-4	0.631	4	00100	0x04
-5	0.562	5	00101	0x05
-6	0.501	6	00110	0x06
- 7	0.447	7	00111	0x07
-8	0.398	8	01000	0x08
-9	0.355	9	01001	0x09
-10	0.316	10	01010	0x0A
-11	0.282	11	01011	0x0B
-12	0.251	12	01100	0x0C
-13	0.224	13	01101	0x0D
-14	0.200	14	01110	0x0E
-15	0.178	15	01111	0x0F
-16	0.158	16	10000	0x10
-17	0.141	17	10001	0x11
-18	0.126	18	10010	0x12
-19	0.112	19	10011	0x13

A positive offset means that the voltage of the positive input terminal (BBPI or BBPQ) is increased relative to the negative input terminal (BBMI or BBMQ).

I/Q Gain Ratio (Register 0x04) and Side-Band Suppression

The 8-bit I/Q gain ratio register 0x04 controls the ratio of the I-channel mixer conversion gain G_I and the Q-channel mixer conversion gain G_Q . Together with the quadrature phase imbalance register 0x05, register 0x04 allows further optimization of the modulator side-band suppression.

The expression relating the gain ratio G_I/G_Q to the contents of the 8-bit register 0x04, represented by decimal N_{IQ} and the nominal conversion gain G equals:

20
$$\log (G_I/G_Q) = 20 \log ((3632 \cdot G - (N_{IQ} - 128))/(3632 \cdot G + (N_{IQ} - 128))) (dB)$$

The step size of the gain ratio trim in dB vs N_{IQ} is approximately constant for the same digital gain setting. For digital gain setting = -4, for example, the step size is about 7.6mdB. Table 4 lists the gain step size for each digital gain setting that follows from the formula above.

Table 4. I/Q Gain Ratio Step Size vs Digital Gain Setting

DG (dB)	G (V/V)	∆G _I /G _Q (mdB)
0	1.000	4.8
-1	0.891	5.4
-2	0.794	6.0
-3	0.708	6.8
-4	0.631	7.6
- 5	0.562	8.5
-6	0.501	9.6
- 7	0.447	10.7
-8	0.398	12.0
- 9	0.355	13.5
-10	0.316	15.1
–11	0.282	17.1
-12	0.251	19.2
-13	0.224	21.5
-14	0.200	24.2
–15	0.178	27.3

LINEAR TECHNOLOGY

Table 4. I/Q Gain Ratio Step Size vs Digital Gain Setting (continued)

DG (dB)	G (V/V)	$\Delta G_I/G_Q$ (mdB)			
-16	0.158	30.7			
-1 7	0.141	34.6			
-18	0.126	39.0			
-19	0.112	44.1			

The conversion gain of the I-channel and Q-channel are equal for N_{IQ} = 128. The I-channel gain is larger than the Q-channel gain for N_{IQ} > 128.

Disable Q-Channel

If bit 5 in register 0x01 (QDISABLE) is set, the Q-channel is switched off, turning the I/Q modulator into an upconversion mixer. It is recommended to float the BBPQ and BBMQ pins in this mode. The default mode is Q-channel is on (QDISABLE = 0).

LO Section (Register 0x00)

The internal LO chain consists of a poly-phase filter which generates the I and Q signals for the image-reject double-balanced mixer. The center frequency of the poly-phase filter is set by the lower seven bits of register 0x00. The recommended settings vs LO frequency are given in Table 5 (see the QuikEval™ GUI).

Table 5. Register 0x00 Setting vs LO Frequency

REGISTER VALUE			LO FREQUENCY RANGE (MHz)		
DECIMAL	MAL BINARY HEX		LOWER BOUND	UPPER BOUND	
0	0000000	00	N/A	N/A	
1	0000001	01	1249.1	1300.0	
2	0000010	02	1248.6	1249.0	
3	0000011	03	1238.1	1248.5	
4	0000100	04	1214.1	1238.0	
5	0000101	05	1191.2	1214.0	
6	0000110	06	1165.6	1191.1	
7	0000111	07	1141.0	1165.5	
8	0001000	08	1120.6	1140.9	
9	0001001	09	1100.5	1120.5	
10	0001010	0A	1069.5	1100.4	
11	0001011	0B	1039.6	1069.4	
12	0001100	0C	1023.1	1039.5	
13	0001101	0D	1007.1	1023.0	
14	0001110	0E	988.3	1007.0	

Table 5. Register 0x00 Setting vs LO Frequency (continued)

REGISTER VALUE		LO FREQUENCY RANGE (MHz)		
DECIMAL	BINARY	HEX	LOWER BOUND	UPPER BOUND
15	0001111	0F	961.8	988.2
16	0010000	10	941.3	961.7
17	0010001	11	921.5	941.2
18	0010010	12	895.2	921.4
19	0010011	13	877.6	895.1
20	0010100	14	863.6	877.5
21	0010101	15	843.2	863.5
22	0010110	16	826.9	843.1
23	0010111	17	807.0	826.8
24	0011000	18	792.3	806.9
25	0011001	19	772.2	792.2
26	0011010	1A	752.7	772.1
27	0011011	1B	734.0	752.6
28	0011100	1C	724.2	739.9
29	0011101	1D	704.6	724.1
30	0011110	1E	688.7	704.5
31	0011111	1F	673.2	688.6
32	0100000	20	655.2	673.1
33	0100001	21	638.1	655.1
34	0100010	22	624.6	638.0
35	0100011	23	611.9	624.5
36	0100100	24	598.4	611.8
37	0100101	25	585.1	598.3
38	0100110	26	573.9	585.0
39	0100111	27	563.1	573.8
40	0101000	28	548.1	563.0
41	0101001	29	538.1	548.0
42	0101010	2A	529.1	538.0
43	0101011	2B	518.5	529.0
44	0101100	2C	507.0	518.4
45	0101101	2D	497.7	506.9
46	0101110	2E	488.0	497.6
47	0101111	2F	471.5	487.9
48	0110000	30	457.7	471.4
49	0110001	31	448.7	457.6
50	0110010	32	437.4	448.6
51	0110011	33	426.6	437.3
52	0110100	34	417.5	426.5
53	0110101	35	407.5	417.4
54	0110110	36	398.0	407.4
_				5599f



Table 5. Register 0x00 Setting vs LO Frequency (continued)

			vs LO Frequency (continueu)		
	ISTER VALUE	1		Y RANGE (MHz)	
DECIMAL	BINARY	HEX	LOWER BOUND	UPPER BOUND	
55	0110111	37	390.1	397.9	
56	0111000	38	382.8	390.0	
57	0111001	39	376.6	382.7	
58	0111010	3A	369.8	376.5	
59	0111011	3B	353.1	369.7	
60	0111100	3C	339.0	353.0	
61	0111101	3D	332.6	338.9	
62	0111110	3E	327.2	332.5	
63	0111111	3F	320.6	327.1	
64	1000000	40	313.7	320.5	
65	1000001	41	309.1	313.6	
66	1000010	42	304.5	309.0	
67	1000011	43	288.1	304.4	
68	1000100	44	278.3	288.0	
69	1000101	45	274.2	278.2	
70	1000110	46	270.3	274.1	
71	1000111	47	266.0	270.2	
72	1001000	48	261.9	265.9	
73	1001001	49	258.2	261.8	
74	1001010	4A	254.1	258.1	
75	1001011	4B	243.6	254.0	
76	1001100	4C	233.8	243.5	
77	1001101	4D	230.8	233.7	
78	1001110	4E	228.0	230.7	
79	1001111	4F	220.2	227.9	
80	1010000	50	212.6	220.1	
81	1010001	51	210.0	212.5	
82	1010010	52	207.6	209.9	
83	1010011	53	202.1	207.5	
84	1010100	54	196.2	202.0	
85	1010101	55	193.7	196.1	
86	1010110	56	191.2	193.6	
87	1010111	57	186.6	191.1	
88	1011000	58	182.0	186.5	
89	1011001	59	179.4	181.9	
90	1011010	5A	176.0	179.3	
91	1011011	5B	170.1	175.9	
92	1011100	5C	165.0	170.0	
93	1011101	5D	162.5	164.9	
94	1011110	5E	160.0	162.4	
95	1011111	5F	156.7	159.9	
	1	l	l	L	

Table 5. Register 0x00 Setting vs LO Frequency (continued)

	ISTER VALUE		LO FREQUENCY RANGE (MHz)		
DECIMAL	BINARY	HEX	LOWER BOUND	UPPER BOUND	
96	1100000	60	153.6	156.6	
97	1100001	61	151.1	153.5	
98	1100010	62	148.6	151.0	
99	1100011	63	142.5	148.5	
100	1100100	64	139.6	142.4	
101	1100101	65	136.5	139.5	
102	1100110	66	134.3	136.4	
103	1100111	67	131.2	134.2	
104	1101000	68	128.1	131.1	
105	1101001	69	126.0	128.0	
106	1101010	6A	123.8	125.9	
107	1101011	6B	121.3	123.7	
108	1101100	6C	118.3	121.2	
109	1101101	6D	115.7	118.2	
110	1101110	6E	113.5	115.6	
111	1101111	6F	111.3	113.4	
112	1110000	70	109.5	111.2	
113	1110001	71	107.6	109.4	
114	1110010	72	105.6	107.5	
115	1110011	73	103.0	105.5	
116	1110100	74	100.3	102.9	
117	1110101	75	98.5	100.2	
118	1110110	76	96.6	98.4	
119	1110111	77	94.7	96.5	
120	1111000	78	93.0	94.6	
121	1111001	79	30.0	92.9	
122	1111010	7A	N/A	N/A	
123	1111011	7B	N/A	N/A	
124	1111100	7C	N/A	N/A	
125	1111101	7D	N/A	N/A	
126	1111110	7E	N/A	N/A	
127	1111111	7F	N/A	N/A	
			·	·	

A simplified circuit schematic of the LOL and LOC interfaces is depicted in Figure 2. The LOL and LOC inputs are not differential LO inputs. They are 50Ω inputs and are intended to be driven with an inductor going to the LOL input and a capacitor to the LOC input. Do not switch the capacitor and inductor, as this will result in very poor performance. For a wideband LO range an inductor value of 39nH and a capacitor value of 15pF (standard LO match)



is recommended at these pins, forming a diplexer circuit with center frequency of 200MHz. This diplexer helps to improve the uncalibrated side-band suppression significantly around 200MHz. Even for LO frequencies far from 200MHz the diplexer performs better than a single-ended LO drive or a differential drive. Due to factory calibration of the poly-phase filter the typical side-band suppression is about 50dBc for frequencies from 100MHz to 700MHz and 45dBc from 700MHz to 1300MHz. For narrow-band applications far from 200MHz it may help to tune the diplexer to a different frequency which can improve the uncalibrated side-band suppression and the gain vs LO drive level. The Typical Performance Characteristics section shows the return loss for a 900MHz match (L1 = 8.2nH, C5 = 3.3pF) and a 1260MHz match (L1 = 5.6nH, C5 = 3pF). To get a performance with the standard 200MHz match equivalent to the 900MHz and 1260MHz match, the LO power should be increased by 1.5dB and 2dB respectively. Register 0x00 values of Table 5 may have to be adjusted as well, in case the standard match is not used.




Figure 2. Simplified Circuit Schematic for the LOL and LOC Inputs

Below 100MHz the matching network of Figure 3 can be used. The side-band suppression in that case is largely defined by the diplexer L1, C5 and the (temperature dependent) LOL and LOC input impedance. See measured performance in the Typical Performance Characteristics section.




Figure 3. Impedance Matching Network for LOL and LOC Interfaces Matched at 30MHz/70MHz

Table 6 lists LOL and LOC port input impedance vs frequency at EN = High and P_{L0} = 0dBm. The other LO port (LOC or LOL) is terminated in a 50Ω .

Table 6. LOL, LOC Port Input Impedance vs Frequency for EN = High and P_{L0} = OdBm (Other LO Port Terminated with 50Ω to Ground)

FREQ REG		LOL/LO	C PORT IMPEDANCE (Ω)	REFL CO	EFFICIENT
(MHz)	0x00	REAL*	IMAG* (IND)	MAG	ANGLE
20	79	7.9	24.3 (194nH)	0.750	175
30	79	9.1	19.0 (101nH)	0.743	172
40	79	10.8	17.4 (69nH)	0.732	169
50	79	13.0	17.6 (56nH)	0.716	165
60	79	15.7	18.9 (50nH)	0.693	162
70	79	18.6	21.4 (49nH))	0.661	158
80	79	21.6	25.0 (50nH)	0.618	154
90	79	24.4	30.3 (54nH)	0.564	151
100	75	27.0	38.3 (61nH))	0.497	148
110	70	29.0	51.4 (74nH)	0.419	146
120	6C	30.3	76.1 (101nH)	0.338	149
130	68	32.3	109.3 (134nH)	0.276	150
140	64	34.3	121.6 (138nH)	0.247	148
150	62	36.2	119.4 (127nH)	0.234	142
160	5E	37.4	149.1 (148nH))	0.201	143
170	5C	37.1	357.5 (335nH)	0.160	162
180	59	39.6	188.6 (167nH)	0.164	141
190	57	41.4	192.0 (161nH))	0.150	135
200	54	40.7	418.6 (333nH)	0.116	156

^{*}Parallel Equivalent

The circuit schematic of the demo board is shown in Figure 13.

I/Q Phase Balance Adjustment Register 0x05 and Side-Band Suppression

Ideally the I-channel LO phase is exactly 90° ahead of the Q-channel LO phase, so called quadrature. In practice however, the I/Q phase difference differs from exact quadrature by a small error due to component parameter variations and harmonic content in the LO signal (see below).

The I/Q phase imbalance register (0x05) allows adjustment of the I/Q phase shift to compensate for such errors. Together with gain ratio register 0x04, it can thus be used to optimize the side-band suppression of the modulator.



Register 0x05 contains two parts (see Table 11); the five least significant bits IQPHF realize a fine phase adjustment, while the three most significant bits IQPHE are used for coarse adjustments. The fine phase adjustment realized by IQPHF can be approximated as:

$$\phi_{IQ} = -((N_{ph} - 16)/15) \bullet ln(f_{LO}/50)$$
 (degrees) for 30MHz < $f_{I,O}$ < 1300MHz

where N_{ph} is the decimal value of IQPHF and f_{L0} is the frequency of the LO signal in MHz. A positive value for ϕ_{IQ} means that the I-channel LO phase is more than 90° ahead of the Q-channel LO phase. Notice from the expression that the phase adjustment range and resolution are coupled, and dependent on the LO frequency. At low LO frequencies the the smallest adjustment range and highest resolution is achieved, while high LO frequencies exhibit the largest range and lowest resolution.

The extension bits IQPHE provide a larger phase adjustment range, particularly useful at lower LO frequencies, and overcome another trade-off; between phase adjustment range and the maximum center frequency of the polyphase filter. The latter trade-off is due to the fact that the capacitances in the I-channel, C_{ppl} , and Q-channel, C_{ppQ} , of the poly-phase filter control both these parameters. Their difference sets the phase shift, while their sum determines the center frequency of the filter.

The extension bits IQPHE introduce a large phase offset in addition to the fine adjustment realized by the IQPHF bits. The sign of this large offset can be positive or negative, controlled by IQPHSIGN (bit 7 in register 0x00). Including these bits, the total phase shift from quadrature can be expressed as:

$$\phi_{IQ} = -(M_{PH}/15) \bullet In(f_{LO}/50)$$
 (degrees) with $M_{PH} = N_{COARSE} + N_{PH} - 16$ and $N_{COARSE} = 32 \bullet (-1)^{IQPHSIGN} + 1 \bullet N_{EXT}$

where N_{ext} equals the decimal value of the IQPHE bits. The valid range of values for $(N_{ph}-16)$ is thus expanded from $\{-16, -15, \ldots, +15\}$ to $\{-240, -239, \ldots, +239\}$. Table 9 in the Appendix lists all the possible combinations. The coding ranges for IQPHSIGN = 0 and IQPHSIGN = 1 overlap between $M_{ph} = -16$ and $M_{ph} = +15$, such that IQPHSIGN only needs to be changed for larger phase shifts.

As a side effect, the extension bits slightly detune the center frequency of the poly-phase filter, after crossing the boundary to a new N_{COARSE} value. This can be observed as a large step in the actual phase shift. A solution for this is to decrease the value in the frequency register 0x00 (increase the poly-phase filter center frequency) at the N_{COARSE} value boundaries. The result is a smooth phase adjustment. In the demo board QuikEval GUI, this LO frequency register adjustment is automatically taken care of.

Whenever the poly-phase filter center frequency is adjusted to improve the smoothness of the phase adjustment, it is recommended to manually program the LO port impedance match using the CLOO bits in register 0x06. By default, changing the filter center frequency also automatically adjusts the matching of the LO port (when CLOEN, bit 4 in register 0x06 is set). However, since the LO carrier frequency does not change, automatic adjustment of the LO match is undesirable in this case; it may add another large step to the phase adjustment. Instead, the LO match should remain unchanged while the filter center frequency is adjusted. This can be achieved as follows. First, the current LO matching configuration is read from the CLO bits in register 0x1D, and written to the CLOO override bits in register 0x06. Subsequently, the CLOEN bit (bit 4, register 0x06) is cleared to disable automatic LO match adjustment. As a result the center frequency can be adjusted in register 0x00 without changing the LO match.

At 100MHz the maximum phase shift is about $\pm 9.8^{\circ}$, while at 1GHz it is about $\pm 3^{\circ}$. The extension bits are not useful above 988.2MHz since the poly-phase center frequency register 0x00 value cannot be adjusted low enough to ensure a smooth transition to a new N_{COARSE} value.

Square Wave LO Drive

Harmonic content of the LO signal adversely affects quadrature phase error and gain accuracy, whenever a poly-phase filter is used for quadrature generation. The LTC5599 can correct for phase and gain errors due to harmonics in the LO carrier (e.g. in a square wave) by setting appropriate values in the I/Q gain and I/Q phase registers. Such adjustments are typically needed when the 3rd-order harmonic of the LO signal exceeds the desirable side-band suppression minus 13dB. Although the poly-phase filter is less sensitive to the second harmonic content of the LO

5599f



carrier, it's influence can still be significant. For -15 dBc second harmonic content, the side-band suppression can degrade to -45 dBc; for -20 dBc it is -54 dBc, assuming no I/Q gain and phase adjustments are made.

RF Output

After upconversion, the RF outputs of the I and Q mixers are combined. An on-chip buffer performs internal differential to single-ended conversion, while transforming the output signal to 50Ω as shown in Figure 4.




Figure 4. Simplified Circuit Schematic for the RF Output Port

Table 7 shows the RF port output impedance vs frequency and digital gain setting for EN = High.

Table 7. RF Output Impedance vs Frequency and Digital Gain Setting (DG) for EN = High

FREQUENCY	DG	OUTPUT	IMPEDANCE (Ω)	1	FL ICIENT
(MHz)	(dB)	REAL*	IMAG* (CAP)	MAG	ANGLE
30	0	59	-413 (12.8pF)	0.104	-43
30	-12	61	-465 (11.4pF)	0.114	-35
30	-16	64	-529 (10.0pF)	0.133	-27
30	-18	69	-623 (8.5pF)	0.166	-19
30	-19	83	-902 (5.9pF)	0.249	-10
50	0	56	-671 (4.7pF)	0.068	-38
50	-12	58	-762 (4.2pF)	0.082	-27
50	-16	61	-859 (3.7pF)	0.107	-19
50	-18	67	-972 (3.3pF)	0.146	-13
50	-19	81	-1.21k (2.6pF)	0.239	-8
100	0	55	-1.08k (1.5pF)	0.050	-30
100	-12	57	-1.32k (1.2pF)	0.066	-19
100	-16	60	-1.55k (1.0pF)	0.096	-12
100	-18	66	-1.75k (0.91pF)	0.142	-8
100	-19	82	-1.98k (0.80pF)	0.246	-5
600	0	54	-1.35k (0.20pF)	0.040	-30
600	-12	56	-1.75k (0.15pF)	0.057	-16

Table 7. RF Output Impedance vs Frequency and Digital Gain Setting (DG) for EN = High $\,$ (continued)

FREQUENCY	REQUENCY DG OUTPUT IMPEDANCE (Ω)			FL ICIENT	
(MHz)	(dB)	REAL*	IMAG* (CAP)	MAG	ANGLE
600	-16	58	-1.77k (0.15pF)	0.078	-12
600	-18	62	-1.44k (0.18pF)	0.109	-11
600	-19	77	-680 (0.39pF)	0.217	-14
1300	0	48	-802 (0.15pF)	0.035	-119
1300	-12	51	-807 (0.15pF)	0.034	-68
1300	-16	55	-709 (0.17pF)	0.059	-41
1300	-18	59	-526 (0.23pF)	0.098	-35
1300	-19	73	–280 (0.44pF)	0.215	-36

^{*}Parallel Equivalent

The RF port output impedance for EN = Low is given in Table 8.

Table 8. RF Output Impedance vs Frequency for EN = Low

	1			
FREQUENCY	OUT	PUT IMPEDANCE (Ω)		FL ICIENT
(MHz)	REAL*	IMAG* (CAP)	MAG	ANGLE
30	16.1k	-7.76k (0.68pF)	0.994	-0.7
40	16.2k	-5.24k (0.76pF)	0.994	-1.1
50	15.7k	-3.96k (0.80pF)	0.994	-1.4
60	16.5k	-3.18k (0.83pF)	0.994	-1.8
70	16.8k	-2.66k (0.86pF)	0.994	-2.2
80	16.4k	-2.29k (0.87pF)	0.994	-2.5
90	17.1k	-2.01k (0.88pF)	0.994	-2.9
100	17.9k	-1.79k (0.89pF)	0.994	-3.2
200	14.7k	-856 (0.93pF)	0.993	-6.7
250	11.1k	-679 (0.94pF)	0.991	-8.4
300	8.55k	-563 (0.94pF)	0.988	-10
350	7.97k	-481 (0.94pF)	0.988	-12
400	6.42k	-420 (0.95pF)	0.985	-14
450	5.27k	-373 (0.95pF)	0.982	-15
500	4.26k	-336 (0.95pF)	0.977	-17
600	3.05k	-281 (0.94pF)	0.969	-20
700	2.32k	-241 (0.94pF)	0.959	-23
800	1.85k	-211 (0.94pF)	0.950	-27
900	1.54k	-188 (0.94pF)	0.941	-30
1000	1.30k	-169 (0.94pF)	0.932	-33
1100	1.12k	-154 (0.94pF)	0.923	-36
1200	991	-141 (0.94pF)	0.914	-39
1300	881	-129 (0.95pF)	0.906	-42
Darallal Equivaler	·+			

^{*}Parallel Equivalent



For V_{CC} = 3.3V and EN = High the RF pin voltage is about 1.68V. For V_{CC} = 3.3V and EN = Low the RF pin voltage is about 3.1V.

Enable Interface

Figure 5 shows a simplified schematic of the EN pin interface. The voltage necessary to turn on the LTC5599 is 1.1V. To disable (shut down) the chip, the enable voltage must be below 0.2V.




Figure 5. Simplified Circuit Schematic of the EN interface

SERIAL PORT

The SPI-compatible serial port provides control and monitoring functionality.

Communication Sequence

The serial bus is comprised of CSB, SCLK, SDI and SDO. Data transfers to the part are accomplished by the

serial bus master device first taking CSB low to enable the LTC5599's port. Input data applied on SDI is clocked on the rising edge of SCLK, with all transfers MSB first. The communication burst is terminated by the serial bus master returning CSB high. See Figure 6 for details.

Data is read from the part during a communication burst using SDO. Readback may be multidrop (more than one LTC5599 connected in parallel on the serial bus), as SDO is high impedance (Hi-Z) when CSB = 1, or when data is not being read from the part. If the LTC5599 is not used in a multidrop configuration, or if the serial port master is not capable of setting the SDO line level between read sequences, it is recommended to attach a resistor between SDO and V_{CC_L} to ensure the line returns to V_{CC_L} during Hi-Z states. The resistor value should be large enough to ensure that the SDO output current does not exceed 10mA. See Figure 7 for details.

Single Byte Transfers

The serial port is arranged as a simple memory map, with status and control available in 9 read/write and 23 read-only byte-wide registers. All data bursts are comprised of at least two bytes. The 7 most significant bits of the first byte are the register address, with an LSB of 1 indicating a read from the part, and LSB of 0 indicating a write to the part. The subsequent byte, or bytes, is data from/to the




Figure 6. Serial Port Write Timing Diagram




Figure 7. Serial Port Read Timing Diagram

- ^ -

specified register address. See Figure 8 for an example of a detailed write sequence, and Figure 9 for a read sequence.

Figure 10 shows an example of two write communication bursts. The first byte of the first burst sent from the serial bus master on SDI contains the destination register address (Addr0) and an LSB of 0 indicating a write. The next byte is the data intended for the register at address Addr0. CSB is then taken high to terminate the transfer. The first

byte of the second burst contains the destination register address (Addr1) and an LSB indicating a write. The next byte on SDI is the data intended for the register at address Addr1. CSB is then taken high to terminate the transfer.

Note that the written data is transferred to the internal register at the falling edge of the 16th clock cycle (parallel load).




Figure 8. Serial Port Write Sequence




Figure 9. Serial Port Read Sequence




Figure 10. Serial Port Single Byte Writes



Multiple Byte Transfers

More efficient data transfer of multiple bytes is accomplished by using the LTC5599's register address auto-increment feature as shown in Figure 11. The serial port master sends the destination register address in the first byte and its data in the second byte as before, but continues sending bytes destined for subsequent registers. Byte 1's address is Addr0+1, Byte 2's address is Addr0+2, and so on. If the resister address pointer attempts to increment past 31 (0x1F), it is automatically reset to 0.

An example of an auto-increment read from the part is shown in Figure 12. The first byte of the burst sent from the serial bus master on SDI contains the destination register address (Addr0) and an LSB of 1 indicating a read. Once the LTC5599 detects a read burst, it takes SDO out of the Hi-Z condition and sends data bytes sequentially, beginning with data from register Addr0. The part ignores all other data on SDI until the end of the burst.

Multidrop Configuration

Several LTC5599s may share the serial bus. In this multidrop configuration, SCLK, SDI, and SDO are common between all parts. The serial bus master must use a separate CSB for each LTC5599 and ensure that only one device has CSB asserted at any time. It is recommended to attach a high value resistor to SDO to ensure the line returns to a known level ($V_{\rm CC}$ _L) during Hi-Z states.

Serial Port Registers

The memory map of the LTC5599 may be found in the Appendix in Table 10, with detailed bit descriptions found in Table 11. The register address shown in hexadecimal format under the ADDR column is used to specify each register. Each register is denoted as either read-only (R) or read-write (R/W). The register's default value on device power-up or after a reset (bit 3, register 0x08, SRESET) is shown at the right.




Figure 11. Serial Port Auto-Increment Write




Figure 12. Serial Port Auto-Increment Read



SPI Signal Levels

The SPI bus supports signal levels from a digital V_{CC_L} from 1.2V to 3.6V. The CSB = 1.2V condition creates an additional static input sleep current of 0.2 μ A. For CSB = 1.8V the extra sleep current can be neglected.

Evaluation Board

Figure 13 shows the evaluation board schematic. A good ground connection is required for the exposed pad. If this

is not done properly, the RF performance will degrade. Figures 14 and 15 show the component side and bottom side of the evaluation board.

Ferrite bead FB1 limits the supply voltage ramping speed in case V_{CC} is abruptly connected to a voltage source. In the application, limit the V_{CC} ramp speed to a maximum of $1V/\mu s$.




Figure 13. Evaluation Circuit Schematic






Figure 14. Evaluation Board Component Side




Figure 15. Evaluation Board Bottom Side

Phase Shift Register (0x05) Map

This appendix summarizes the detailed value assignments for the phase shift register, including the extension bits and sign bit (bit 7 in register 0x00).

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00)

M _{PH}	N _{COARSE}	N _{PH}	B _{PH}
-240	-224	0	011100000
-239	-224	1	011100001
-238	-224	2	011100010
-237	-224	3	011100011
-236	-224	4	011100100
-235	-224	5	011100101
-234	-224	6	011100110
-233	-224	7	011100111
-232	-224	8	011101000
-231	-224	9	011101001
-230	-224	10	011101010
-229	-224	11	011101011
-228	-224	12	011101100
-227	-224	13	011101101
-226	-224	14	011101110
-225	-224	15	011101111
-224	-224	16	011110000
-223	-224	17	011110001
-222	-224	18	011110010
-221	-224	19	011110011
-220	-224	20	011110100
-219	-224	21	011110101
-218	-224	22	011110110
-217	-224	23	011110111
-216	-224	24	011111000
-215	-224	25	011111001
-214	-224	26	011111010
-213	-224	27	011111011
-212	-224	28	011111100
-211	-224	29	011111101
-210	-224	30	011111110
-209	-224	31	011111111
-208	-192	0	011000000
-207	-192	1	011000001
-206	-192	2	011000010
-205	-192	3	011000011

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

M _{PH}	N _{COARSE}	N _{PH}	B _{PH}
-204	-192	4	011000100
-203	-192	5	011000101
-202	-192	6	011000110
-201	-192	7	011000111
-200	-192	8	011001000
-199	-192	9	011001001
-198	-192	10	011001010
-197	-192	11	011001011
-196	-192	12	011001100
-195	-192	13	011001101
-194	-192	14	011001110
-193	-192	15	011001111
-192	-192	16	011010000
-191	-192	17	011010001
-190	-192	18	011010010
-189	-192	19	011010011
-188	-192	20	011010100
-187	-192	21	011010101
-186	-192	22	011010110
-185	-192	23	011010111
-184	-192	24	011011000
-183	-192	25	011011001
-182	-192	26	011011010
-181	-192	27	011011011
-180	-192	28	011011100
-179	-192	29	011011101
-178	-192	30	011011110
-177	-192	31	011011111
-176	-160	0	010100000
-175	-160	1	010100001
-174	-160	2	010100010
-173	-160	3	010100011
-172	-160	4	010100100
-171	-160	5	010100101
-170	-160	6	010100110
-169	-160	7	010100111
-168	-160	8	010101000
-167	-160	9	010101001
-166	-160	10	010101010
-165	-160	11	010101011
-164	-160	12	010101100

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

N_{COARSE} N_{PH} -163 -16013 010101101 -162-16014 010101110 -161-16015 010101111 -16016 -160010110000 -160-15917 010110001 -158 -16018 010110010 19 -157-160010110011 20 -156 -160010110100 -15521 -160010110101 -154-16022 010110110 -15323 -160010110111 -152-16024 010111000 25 -151-160010111001 -150 -16026 010111010 -149-16027 010111011 -148-16028 010111100 -147 -16029 010111101 -146-16030 010111110 -145-16031 010111111 -144-1280 010000000 -143 1 -128010000001 2 -142-128010000010 -141 3 -128010000011 -1404 -128010000100 5 -139-128010000101 -138-1286 010000110 -137-1287 010000111 -136 -1288 010001000 -1359 -128010001001 -134-12810 010001010 -133-12811 010001011 12 -132-128010001100 -131-12813 010001101 -130-12814 010001110 -129 -12815 010001111 -128-12816 010010000 -12717 -128010010001 -126 -128 18 010010010 -125-12819 010010011 -124-12820

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

tile Extension Dits and Sign Dit (Dit 1 in Hegister Oxoo) (continued)				
M _{PH}	N _{COARSE}	N _{PH}	B _{PH}	
-122	-128	22	010010110	
-121	-128	23	010010111	
-120	-128	24	010011000	
-119	-128	25	010011001	
-118	-128	26	010011010	
-117	-128	27	010011011	
-116	-128	28	010011100	
-115	-128	29	010011101	
-114	-128	30	010011110	
-113	-128	31	010011111	
-112	-96	0	001100000	
-111	-96	1	001100001	
-110	-96	2	001100010	
-109	-96	3	001100011	
-108	-96	4	001100100	
-107	-96	5	001100101	
-106	-96	6	001100110	
-105	-96	7	001100111	
-104	-96	8	001101000	
-103	-96	9	001101001	
-102	-96	10	001101010	
-101	-96	11	001101011	
-100	-96	12	001101100	
-99	-96	13	001101101	
-98	-96	14	001101110	
-97	-96	15	001101111	
-96	-96	16	001110000	
-95	-96	17	001110001	
-94	-96	18	001110010	
-93	-96	19	001110011	
-92	-96	20	001110100	
-91	-96	21	001110101	
-90	-96	22	001110110	
-89	-96	23	001110111	
-88	-96	24	001111000	
-87	-96	25	001111001	
-86	-96	26	001111010	
-85	-96	27	001111011	
-84	-96	28	001111100	
-83	-96	29	001111101	
-82	-96	30	001111110	

5599f



-123

-128

21

010010100

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

M_{PH} N_{COARSE} N_{PH} B_{PH}

M _{PH}	N _{COARSE}	N _{PH}	B _{PH}
-81	-96	31	001111111
-80	-64	0	001000000
-79	-64	1	001000001
-78	-64	2	001000010
– 77	-64	3	001000011
-76	-64	4	001000100
- 75	-64	5	001000101
-74	-64	6	001000110
-73	-64	7	001000111
-72	-64	8	001001000
-71	-64	9	001001001
-70	-64	10	001001010
-69	-64	11	001001011
-68	-64	12	001001100
-67	-64	13	001001101
-66	-64	14	001001110
-65	-64	15	001001111
-64	-64	16	001010000
-63	-64	17	001010001
-62	-64	18	001010010
-61	-64	19	001010011
-60	-64	20	001010100
-59	-64	21	001010101
-58	-64	22	001010110
– 57	-64	23	001010111
-56	-64	24	001011000
-55	-64	25	001011001
-54	-64	26	001011010
-53	-64	27	001011011
-52	-64	28	001011100
-51	-64	29	001011101
-50	-64	30	001011110
-49	-64	31	001011111
-48	-32	0	000100000
-47	-32	1	000100001
-46	-32	2	000100010
-45	-32	3	000100011
-44	-32	4	000100100
-43	-32	5	000100101
-42	-32	6	000100110
-41	-32	7	000100111

-40 -32 8 000101000 -39 -32 9 00010101 -38 -32 10 000101010 -37 -32 11 000101100 -36 -32 12 000101100 -35 -32 13 000101101 -34 -32 14 000101101 -33 -32 15 000101111 -32 -32 16 000110000 -31 -32 17 000110001 -30 -32 18 000110010 -29 -32 19 00011001 -29 -32 19 00011010 -28 -32 20 00011010 -28 -32 22 00011010 -27 -32 21 00011010 -26 -32 22 00011010 -25 -32 23 00011100 -22 -32 24 00011100	M _{PH}	N _{COARSE} N _{PH}		B _{PH}
-38 -32 10 000101010 -37 -32 11 000101011 -36 -32 12 000101100 -35 -32 13 000101101 -34 -32 14 000101100 -33 -32 15 000110000 -31 -32 17 000110001 -30 -32 18 000110010 -29 -32 19 000110010 -29 -32 19 000110010 -29 -32 20 000110101 -28 -32 20 000110100 -27 -32 21 000110101 -26 -32 22 000110101 -25 -32 23 000111100 -25 -32 23 000111000 -23 -32 24 00011100 -22 -32 25 00011100 -21 -32 27 00011101 <	-40	-32	8	000101000
-37 -32 11 000101011 -36 -32 12 000101100 -35 -32 13 000101101 -34 -32 14 000101111 -33 -32 15 000101000 -31 -32 17 000110001 -30 -32 18 000110010 -29 -32 19 00011001 -29 -32 20 00011001 -28 -32 20 00011010 -27 -32 21 00011010 -26 -32 22 00011010 -26 -32 22 00011010 -25 -32 23 00011110 -24 -32 24 00011100 -23 -32 25 00011100 -22 -32 25 00011101 -20 -32 28 00011101 -21 -32 27 00011101	-39	-32	9	000101001
-36 -32 12 000101100 -35 -32 13 000101101 -34 -32 14 000101111 -33 -32 15 000101000 -31 -32 17 000110001 -30 -32 18 000110010 -29 -32 19 000110011 -28 -32 20 00011010 -27 -32 21 00011010 -27 -32 22 00011010 -26 -32 22 00011010 -25 -32 23 00011011 -24 -32 24 00011100 -23 -32 25 00011100 -23 -32 25 00011100 -24 -32 24 00011100 -22 -32 26 00011100 -21 -32 27 00011101 -22 -32 28 000111101	-38	-32	10	000101010
-35 -32 13 000101101 -34 -32 14 000101110 -33 -32 15 000101111 -32 -32 16 000110000 -31 -32 17 000110001 -30 -32 18 000110010 -29 -32 19 00011001 -29 -32 20 00011010 -28 -32 20 00011010 -28 -32 20 00011010 -28 -32 21 00011010 -26 -32 22 00011011 -26 -32 22 00011010 -25 -32 23 000111100 -24 -32 24 00011100 -23 -32 25 000111001 -22 -32 26 000111001 -21 -32 27 00011101 -19 -32 28 000111101	-37	-32	11	000101011
-34 -32 14 000101110 -33 -32 15 000101111 -32 -32 16 000110000 -31 -32 17 000110001 -30 -32 18 00011001 -29 -32 19 00011001 -28 -32 20 00011010 -28 -32 22 00011010 -27 -32 21 00011010 -26 -32 22 00011011 -26 -32 22 00011010 -25 -32 23 00011010 -24 -32 24 00011100 -23 -32 25 00011100 -22 -32 26 00011100 -21 -32 27 00011101 -20 -32 28 00011110 -18 -32 30 000111101 -18 -32 31 000111110 <	-36	-32	12	000101100
-33 -32 15 000101111 -32 -32 16 000110000 -31 -32 17 000110001 -30 -32 18 000110011 -29 -32 19 00011001 -28 -32 20 00011010 -28 -32 20 00011010 -27 -32 21 00011010 -26 -32 22 00011010 -26 -32 22 00011010 -25 -32 23 00011110 -24 -32 24 00011100 -23 -32 25 00011100 -20 -32 26 00011101 -21 -32 27 00011101 -20 -32 28 00011110 -19 -32 29 00011110 -18 -32 30 000111110 -18 -32 30 000111110 <	-35	-32	13	000101101
-32 -32 16 000110000 -31 -32 17 000110010 -30 -32 18 000110010 -29 -32 19 000110101 -28 -32 20 000110100 -27 -32 21 00011010 -26 -32 22 00011011 -26 -32 22 00011010 -25 -32 23 00011011 -24 -32 24 00011100 -23 -32 25 00011100 -23 -32 25 00011101 -20 -32 28 00011101 -20 -32 28 00011110 -19 -32 29 000111101 -18 -32 30 000111110 -18 -32 31 000111110 -10 0 x00000000 -15 0 1 x00000000 -15 </td <td>-34</td> <td>-32</td> <td>14</td> <td>000101110</td>	-34	-32	14	000101110
-31 -32 17 000110001 -30 -32 18 000110010 -29 -32 19 000110011 -28 -32 20 000110100 -27 -32 21 00011010 -26 -32 22 00011010 -26 -32 22 00011010 -25 -32 23 00011010 -24 -32 24 00011100 -23 -32 25 00011100 -23 -32 25 00011101 -21 -32 27 00011101 -21 -32 27 000111101 -19 -32 29 000111101 -19 -32 29 000111110 -18 -32 30 000111111 -10 0 0 x00000000 -15 0 1 x00000000 -15 0 1 x00000010	-33	-32	15	000101111
-30 -32 18 000110010 -29 -32 19 000110011 -28 -32 20 000110100 -27 -32 21 00011010 -26 -32 22 00011010 -26 -32 22 00011010 -25 -32 23 00011100 -24 -32 24 00011100 -23 -32 25 00011100 -22 -32 26 00011101 -21 -32 27 00011101 -20 -32 28 000111100 -19 -32 29 000111100 -19 -32 29 00011110 -18 -32 30 000111110 -18 -32 31 000111110 -10 0 0 x00000000 -15 0 1 x00000000 -14 0 2 x00000000	-32	-32	16	000110000
-29 -32 19 000110011 -28 -32 20 000110100 -27 -32 21 000110101 -26 -32 22 000110110 -25 -32 23 00011011 -24 -32 24 000111000 -23 -32 25 000111001 -22 -32 26 00011101 -20 -32 28 00011101 -20 -32 28 00011110 -19 -32 29 00011110 -19 -32 29 00011110 -18 -32 30 000111110 -17 -32 31 000111110 -10 0 0 x00000000 -15 0 1 x00000000 -14 0 2 x00000001 -13 0 3 x00000101 -10 0 4 x00000100	-31	-32	17	000110001
-28 -32 20 000110100 -27 -32 21 000110101 -26 -32 22 000110110 -25 -32 23 00011001 -24 -32 24 000111000 -23 -32 25 000111001 -22 -32 26 00011101 -21 -32 27 00011101 -20 -32 28 00011110 -19 -32 29 00011110 -18 -32 30 00011111 -10 -32 31 00011111 -10 -32 31 00011111 -10 0 0 x00000000 -15 0 1 x00000000 -14 0 2 x00000010 -11 0 5 x0000010 -11 0 5 x00000100 -11 0 5 x00000100 <t< td=""><td>-30</td><td>-32</td><td>18</td><td>000110010</td></t<>	-30	-32	18	000110010
-27 -32 21 000110101 -26 -32 22 000110110 -25 -32 23 000110111 -24 -32 24 000111000 -23 -32 25 000111001 -22 -32 26 000111010 -21 -32 27 00011101 -20 -32 28 000111100 -19 -32 29 000111100 -19 -32 29 000111100 -18 -32 30 000111110 -18 -32 30 000111111 -16 0 0 x00000000 -15 0 1 x00000000 -15 0 1 x00000000 -14 0 2 x00000010 -10 0 4 x00000100 -11 0 5 x00000100 -10 0 6 x00000100	-29	-32	19	000110011
-26 -32 22 000110110 -25 -32 23 000110111 -24 -32 24 000111000 -23 -32 25 000111001 -22 -32 26 00011101 -20 -32 28 00011110 -19 -32 29 00011110 -18 -32 30 00011111 -17 -32 31 000111110 -16 0 0 x00000000 -15 0 1 x00000000 -14 0 2 x0000001 -13 0 3 x0000010 -10 0 4 x0000010 -11 0 5 x0000010 -10 0 6 x0000010 -10 0 7 x0000010 -9 0 7 x0000010 -7 0 9 x00000100 -5	-28	-32	20	000110100
-25 -32 23 000110111 -24 -32 24 000111000 -23 -32 25 000111001 -22 -32 26 000111010 -21 -32 27 000111101 -20 -32 28 000111100 -19 -32 29 000111101 -18 -32 30 000111110 -17 -32 31 000111110 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x00000010 -11 0 5 x0000010 -10 0 4 x00000101 -9 0 7 x00000110 -9 0 7 x00000100 -7 0 9 x00001001 -6 0 10 x0000100 -5 <td>-27</td> <td>-32</td> <td>21</td> <td>000110101</td>	-27	-32	21	000110101
-24 -32 24 000111000 -23 -32 25 000111001 -22 -32 26 00011101 -21 -32 27 00011101 -20 -32 28 000111100 -19 -32 29 000111101 -18 -32 30 000111110 -18 -32 30 000111111 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x0000001 -13 0 3 x0000001 -11 0 5 x0000010 -11 0 5 x0000010 -10 0 6 x00000110 -9 0 7 x00000110 -9 0 7 x00000100 -7 0 9 x00001001 -5 0 11 x0000110 -5	-26	-32	22	000110110
-23 -32 25 000111001 -22 -32 26 000111010 -21 -32 27 00011101 -20 -32 28 000111100 -19 -32 29 000111101 -18 -32 30 000111110 -17 -32 31 000111111 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x0000010 -11 0 4 x0000010 -11 0 5 x0000010 -10 0 6 x00000110 -9 0 7 x00000111 -8 0 8 x0000100 -7 0 9 x0000100 -7 0 9 x0000101 -5 0 11 x0000110 -5 <td< td=""><td>-25</td><td>-32</td><td>23</td><td>000110111</td></td<>	-25	-32	23	000110111
-22 -32 26 000111010 -21 -32 27 000111011 -20 -32 28 000111100 -19 -32 29 000111101 -18 -32 30 000111110 -17 -32 31 000111111 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x00000010 -12 0 4 x00000101 -10 0 6 x00000101 -9 0 7 x00000110 -9 0 7 x00000100 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x00001101 -4 0 12 x00001101 -3 0 13 x00001101 -2	-24	-32	24	000111000
-21 -32 27 000111011 -20 -32 28 000111100 -19 -32 29 000111101 -18 -32 30 000111110 -17 -32 31 000111111 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x00000010 -11 0 5 x00000100 -10 0 6 x00000101 -9 0 7 x00000110 -9 0 7 x00000100 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x00001101 -4 0 12 x00001101 -3 0 13 x00001101 -2 0 14 x000001110	-23	-32	25	000111001
-20 -32 28 000111100 -19 -32 29 000111101 -18 -32 30 000111110 -17 -32 31 000111111 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x00000010 -12 0 4 x00000101 -10 0 6 x00000101 -9 0 7 x00000110 -8 0 8 x00001000 -7 0 9 x00001001 -5 0 11 x00001101 -4 0 12 x00001101 -3 0 13 x00001101 -2 0 14 x00001101	-22	-32	26	000111010
-19 -32 29 000111101 -18 -32 30 000111110 -17 -32 31 000111111 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x0000001 -12 0 4 x00000100 -11 0 5 x00000101 -10 0 6 x00000101 -9 0 7 x00000110 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x0000101 -4 0 12 x0000110 -3 0 13 x00001101 -2 0 14 x00001110	-21	-32	27	000111011
-18 -32 30 000111110 -17 -32 31 000111111 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x00000011 -12 0 4 x00000100 -11 0 5 x00000101 -10 0 6 x00000110 -9 0 7 x00000110 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x0000101 -4 0 12 x0000110 -3 0 13 x00001101 -2 0 14 x00001110	-20	-32	28	000111100
-17 -32 31 000111111 -16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x00000011 -12 0 4 x00000101 -10 0 6 x00000110 -9 0 7 x00000110 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x0000101 -4 0 12 x0000110 -3 0 13 x00001101 -2 0 14 x00001110	-19	-32	29	000111101
-16 0 0 x00000000 -15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x00000011 -12 0 4 x00000100 -11 0 5 x00000101 -10 0 6 x00000110 -9 0 7 x00000111 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x0000101 -4 0 12 x0000110 -3 0 13 x00001101 -2 0 14 x00001110	18	-32	30	000111110
-15 0 1 x00000001 -14 0 2 x00000010 -13 0 3 x00000011 -12 0 4 x00000100 -11 0 5 x00000101 -10 0 6 x00000110 -9 0 7 x00000111 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x0000101 -4 0 12 x0000110 -3 0 13 x00001101 -2 0 14 x00001110		-32	31	000111111
-14 0 2 x00000010 -13 0 3 x00000011 -12 0 4 x00000100 -11 0 5 x00000101 -10 0 6 x00000110 -9 0 7 x00000111 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x0000101 -4 0 12 x0000110 -3 0 13 x00001101 -2 0 14 x00001110	-16	0	0	x00000000
-13 0 3 x00000011 -12 0 4 x00000100 -11 0 5 x00000101 -10 0 6 x00000110 -9 0 7 x00000111 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x0000101 -4 0 12 x0000110 -3 0 13 x00001101 -2 0 14 x00001110	-15	0	1	x00000001
-12 0 4 x00000100 -11 0 5 x00000101 -10 0 6 x00000110 -9 0 7 x00000111 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x00001010 -5 0 11 x00001011 -4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110		0	2	x00000010
-11 0 5 x00000101 -10 0 6 x00000110 -9 0 7 x00000111 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x0000101 -5 0 11 x0000101 -4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110		0	3	x00000011
-10 0 6 x00000110 -9 0 7 x00000111 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x00001010 -5 0 11 x00001011 -4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110	-12	0	4	x00000100
-9 0 7 x00000111 -8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x00001010 -5 0 11 x00001011 -4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110		0	5	x00000101
-8 0 8 x00001000 -7 0 9 x00001001 -6 0 10 x00001010 -5 0 11 x00001011 -4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110	-10	0	6	x00000110
-7 0 9 x00001001 -6 0 10 x00001010 -5 0 11 x00001011 -4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110	9	0	7	x00000111
-6 0 10 x00001010 -5 0 11 x00001011 -4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110	8	0	8	x00001000
-5 0 11 x00001011 -4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110		0	9	x00001001
-4 0 12 x00001100 -3 0 13 x00001101 -2 0 14 x00001110	-6	0	10	x00001010
-3 0 13 x00001101 -2 0 14 x00001110	-5	0	11	x00001011
-2 0 14 x00001110	-4	0	12	x00001100
	-3	0	13	x00001101
_	-2	0	14	x00001110
	-1	0	15	x00001111
0 0 16 x00010000	0	0	16	x00010000

Table 9. Register 0x05 Phase Shift Register Settings, Including

M_{PH}	N _{COARSE}	N _{PH}	B _{PH}	
1	0	17	x00010001	
2	0	18	x00010010	
3	0	19	x00010011	
4	0	20	x00010100	
5	0	21	x00010101	
6	0	22	x00010110	
7	0	23	x00010111	
8	0	24	x00011000	
9	0	25	x00011001	
10	0	26	x00011010	
11	0	27	x00011011	
12	0	28	x00011100	
13	0	29	x00011101	
14	0	30	x00011110	
15	0	31	x00011111	
16	32	0	100100000	
17	32	1	100100001	
18	32	2	100100010	
19	32	3	100100011	
20	32	4	100100100	
21	32	5	100100101	
22	32	6	100100110	
23	32	7	100100111	
24	32	8	100101000	
25	32	9	100101001	
26	32	10	100101010	
27	32	11	100101011	
28	32	12	100101100	
29	32	13	100101101	
30	32	14	100101110	
31	32	15	100101111	
32	32	16	100110000	
33	32	17	100110001	
34	32	18	100110010	
35	32	19	100110011	
36	32	20	100110100	
37	32	21	100110101	
38	32	22	100110110	
39	32	23	100110111	
	1	1	1	

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

Мен	M _{PH} N _{COARSE}		B _{PH}		
42	32	N_{PH} 26	100111010		
43	32	27	100111011		
44	32	28 1001111			
45	32	29	100111101		
46	32	30	100111110		
47	32	31	100111111		
48	64	0	101000000		
49	64	1	101000001		
50	64	2	101000001		
51	64	3	101000010		
52	64	4	10100011		
53	64	5	101000100		
54	64	6	101000101		
55	64	7	101000110		
56	64	8	101000111		
57	64	9	101001000		
58	64	10	101001001		
59			101001010		
	64	11			
60	64	12	101001100		
61	64	13	101001101		
62	64	14	101001110		
63	64	15	101001111		
64	64	16	101010000		
65	64	17	101010001		
66	64	18	101010010		
67	64	19	101010011		
68	64	20	101010100		
69	64	21	101010101		
70	64	22	101010110		
71	64	23	101010111		
72	64	24	101011000		
73	64	25	101011001		
74	64	26	101011010		
75	64	27 1010110			
76	64	28	101011100		
77	64	29	101011101		
78	64	30	101011110		
79	64	31	101011111		
80	96	0	101100000		
81	96	1	101100001		
82	96	2	101100010		

5599f



40

32

24

25

100111000

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

MPH NCOARSE NPH BPH

ne Extension B	it / in Register	jister 0x00) (continued)		
M _{PH}	N _{COARSE}	N _{PH}	B _{PH}	
83	96	3	101100011	
84	96	96 4 10		
85	96	5	101100101	
86	96	6	101100110	
87	96	7	101100111	
88	96	8	101101000	
89	96	9	101101001	
90	96	10	101101010	
91	96	11	101101011	
92	96	12	101101100	
93	96	13	101101101	
94	96	14	101101110	
95	96	15	101101111	
96	96	16	101110000	
97	96	17	101110001	
98	96	18	101110010	
99	96	19	101110011	
100	96	20	101110100	
101	96	21	101110101	
102	96	22	101110110	
103	96	23	101110111	
104	96	24	101111000	
105	96	25	101111001	
106	96	26	101111010	
107	96	27	101111011	
108	96	28	101111100	
109	96	29	101111101	
110	96	30	101111110	
111	96	31	101111111	
112	128	0	110000000	
113	128	1	110000001	
114	128	2	110000010	
115	128	3	110000011	
116	128	4	110000100	
117	128	5	110000101	
118	128	6	110000110	
119	128	7	110000111	
120	128	8	110001000	
121	128	9	110001001	
122	128	10	110001010	
123	128	11	110001011	

M _{PH}	N _{COARSE}	N _{COARSE} N _{PH}	
124	128	12	110001100
125	128	13	110001101
126	128	14	110001110
127	128	15	110001111
128	128	16	110010000
129	128	17	110010001
130	128	18	110010010
131	128	19	110010011
132	128	20	110010100
133	128	21	110010101
134	128	22	110010110
135	128	23	110010111
136	128	24	110011000
137	128	25	110011001
138	128	26	110011010
139	128	27	110011011
140	128	28	110011100
141	128	29	110011101
142	128	30	110011110
143	128	31	110011111
144	160	0	110100000
145	160	1	110100001
146	160	2	110100010
147	160	3	110100011
148	160	4	110100100
149	160	5	110100101
150	160	6	110100110
151	160	7	110100111
152	160	8	110101000
153	160	9	110101001
154	160	10	110101010
155	160	11	110101011
156	160	12	110101100
157	160	13	110101101
158	160	14	110101110
159	160	15	110101111
160	160	16	110110000
161	160	17	110110001
162	160	18	110110010
163	160	19	110110011
164	160	20	110110100

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continu					
M _{PH}	N _{COARSE}	N _{PH}	B _{PH}		
165	160	21	110110101		
166	160	22	110110110		
167	160	23	110110111		
168	160	24	110111000		
169	160	25	110111001		
170	160	26	110111010		
171	160	27	110111011		
172	160	28	110111100		
173	160	29	110111101		
174	160	30	110111110		
175	160	31	110111111		
176	192	0	111000000		
177	192	1	111000001		
178	192	2	111000010		
179	192	3	111000011		
180	192	4	111000100		
181	192	5	111000101		
182	192	6	111000110		
183	192	7	111000111		
184	192	8	111001000		
185	192	9	111001001		
186	192	10	111001010		
187	192	11	111001011		
188	192	12	111001100		
189	192	13	111001101		
190	192	14	111001110		
191	192	15	111001111		
192	192	16	111010000		
193	192	17	111010001		
194	192	18	111010010		
195	192 19 1110		111010011		
196	192	20 111000			
197			111010101		
198	192	22	111010110		
199	192	23	111010111		
200	192	24	111011000		
201	192 25 11101		111011001		
202	192	192 26 11101			
203	192	27	111011011		
204	192 28 11				

Table 9. Register 0x05 Phase Shift Register Settings, Including the Extension Bits and Sign Bit (Bit 7 in Register 0x00) (continued)

M _{PH}	N _{COARSE}	N _{PH}	B _{PH}
205	192	29	111011101
206	192	30	111011110
207	192	31	111011111
208	224	0	111100000
209	224	1	111100001
210	224	2	111100010
211	224	3	111100011
212	224	4	111100100
213	224	5	111100101
214	224	6	111100110
215	224	7	111100111
216	224	8	111101000
217	224	9	111101001
218	224	10	111101010
219	224	11	111101011
220	224	12	111101100
221	224	13	111101101
222	224	14	111101110
223	224	15	111101111
224	224	16 1111100	
225	224	17	111110001
226	224	18 11111001	
227	224	19	111110011
228	224	20	111110100
229	224	21	111110101
230	224	22	111110110
231	224	23	111110111
232	224	24 111111000	
233	224	25 11111100	
234	224	26	111111010
235	224	27 111111011	
236	224	28 111111100	
237	224	29	111111101
238	224	30 111111110	
239	224	31	111111111

TLINEAR

Table 10. Serial Port Register Contents

ADDR	MSB	[6]	[5]	[4]	[3]	[2]	[1]	LSB	R/W	DEFAULT
0x00	IQPHSIGN	FREQ[6]	FREQ[5]	FREQ[4]	FREQ[3]	FREQ[2]	FREQ[1]	FREQ[0]	R/W	0x2E
0x01	TEMPUPDT	AGCTRL	QDISABLE	GAIN[4]	GAIN[3]	GAIN[2]	GAIN[1]	GAIN[0]	R/W	0x84
0x02	OFFSETI[7]	OFFSETI[6]	OFFSETI[5]	OFFSETI[4]	OFFSETI[3]	OFFSETI[2]	OFFSETI[1]	OFFSETI[0]	R/W	0x80
0x03	OFFSETQ[7]	OFFSETQ[6]	OFFSETQ[5]	OFFSETQ[4]	OFFSETQ[3]	OFFSETQ[2]	OFFSETQ[1]	OFFSETQ[0]	R/W	0x80
0x04	IQGR[7]	IQGR[6]	IQGR[5]	IQGR[4]	IQGR[3]	IQGR[2]	IQGR[1]	IQGR[0]	R/W	0x80
0x05	IQPHE[2]	IQPHE[1]	IQPHE[0]	IQPHF[4]	IQPHF[3]	IQPHF[2]	IQPHF[1]	IQPHF[0]	R/W	0x10
0x06	*	*	*	CLOEN	CL00[3]	CL00[2]	CL00[1]	CL00[0]	R/W	0x50
0x07	0†	0†	0†	0†	GAINF[3]	GAINF[2]	GAINF[1]	GAINF[0]	R/W	0x06
0x08	0†	0†	0†	0†	SRESET	TEMPCORR	THERMINP	*	R/W	0x00
0x09	0†	0†	0†	0†	0†	0†	0†	0†	R	0x00
0x0A	CHIPID[7]	CHIPID[6]	CHIPID[5]	CHIPID[4]	CHIPID[3]	CHIPID[2]	CHIPID[1]	CHIPID[0]	R	0x01
0x0B	0†	0†	0†	0†	FUSE[3]	FUSE[2]	FUSE[1]	FUSE[0]	R	0x0X
0x0C	0†	0†	CPPP0[5]	CPPP0[4]	CPPP0[3]	CPPP0[2]	CPPP0[1]	CPPP0[0]	R	0xXX
0x0D	0†	CPPP1[6]	CPPP1[5]	CPPP1[4]	CPPP1[3]	CPPP1[2]	CPPP1[1]	CPPP1[0]	R	0x0X
0x0E	0†	0†	CPPM0[5]	CPPM0[4]	CPPM0[3]	CPPM0[2]	CPPM0[1]	CPPM0[0]	R	0xXX
0x0F	0†	CPPM1[6]	CPPM1[5]	CPPM1[4]	CPPM1[3]	CPPM1[2]	CPPM1[1]	CPPM1[0]	R	0x0X
0x10	0†	GPI0[6]	GPI0[5]	GPI0[4]	GPI0[3]	GPI0[2]	GPI0[1]	GPI0[0]	R	0x08
0x11	GPI1[7]	GPI1[6]	GPI1[5]	GPI1[4]	GPI1[3]	GPI1[2]	GPI1[1]	GPI1[0]	R	0xFF
0x12	0†	GPI2[6]	GPI2[5]	GPI2[4]	GPI2[3]	GPI2[2]	GPI2[1]	GPI2[0]	R	0x01
0x13	0†	GMI0[6]	GMI0[5]	GMI0[4]	GMI0[3]	GMI0[2]	GMI0[1]	GMI0[0]	R	0x08
0x14	GMI1[7]	GMI1[6]	GMI1[5]	GMI1[4]	GMI1[3]	GMI1[2]	GMI1[1]	GMI1[0]	R	0xFF
0x15	0†	GMI2[6]	GMI2[5]	GMI2[4]	GMI2[3]	GMI2[2]	GMI2[1]	GMI2[0]	R	0x01
0x16	0†	GPQ0[6]	GPQ0[5]	GPQ0[4]	GPQ0[3]	GPQ0[2]	GPQ0[1]	GPQ0[0]	R	0x08
0x17	GPQ1[7]	GPQ1[6]	GPQ1[5]	GPQ1[4]	GPQ1[3]	GPQ1[2]	GPQ1[1]	GPQ1[0]	R	0xFF
0x18	0†	GPQ2[6]	GPQ2[5]	GPQ2[4]	GPQ2[3]	GPQ2[2]	GPQ2[1]	GPQ2[0]	R	0x01
0x19	0†	GMQ0[6]	GMQ0[5]	GMQ0[4]	GMQ0[3]	GMQ0[2]	GMQ0[1]	GMQ0[0]	R	0x08
0x1A	GMQ1[7]	GMQ1[6]	GMQ1[5]	GMQ1[4]	GMQ1[3]	GMQ1[2]	GMQ1[1]	GMQ1[0]	R	0xFF
0x1B	0†	GMQ2[6]	GMQ2[5]	GMQ2[4]	GMQ2[3]	GMQ2[2]	GMQ2[1]	GMQ2[0]	R	0x01
0x1C	0†	0†	0†	0†	0†	0†	0†	0†	R	0x00
0x1D	0†	0†	0†	0†	CL0[3]	CL0[2]	CL0[1]	CLO[0]	R	0x00
0x1E	0†	0†	0†	GOR	IDT[3]	IDT[2]	IDT[1]	IDT[0]	R	0x04
0x1F	0†	0†	0†	0†	TEMP[3]	TEMP[2]	TEMP[1]	TEMP[0]	R	0x0Y

^{*}unused † read-only; values written are disregarded, X = production dependent, Y = resets to 7 after EN from Low to High with TEMPUPDT = 1, for EN = Low all read-only (R) registers default to 0x00.

LTC5599

APPENDIX

Table 11. Serial Port Register Bit Field Summary

Chip ID	BITS	FUNCTION	DESCRIPTION	VALID VALUES	DEFAULT
CLIQ13-01 LO Port Match Cap Array LO port match, automatically adjusted through programming FREQ[6:0] 0.000 to 0x0F 0x00 0x00 to 0x0F 0x00 to 0x00 to 0x0 to 0x0F 0x00 to 0x0	AGCTRL	Analog Gain Control Enable	Enables analog control through V _{CTRL} (Pin 1) when AGCTRL = 1.	0, 1	1
CLOC 3:0 LO Port Cap Array Override Programs LO port match capacitor array when CLOEN = 0	CHIPID[7:0]	Chip ID		1	1
Automatic LO Match Enable Strict ClO (3.1) Copport	CL0[3:0]	LO Port Match Cap Array	LO port match, automatically adjusted through programming FREQ[6:0]	0x00 to 0x0F	0x00
bits CL00[3:0] control Cppa Fine Control Cppa Fine Control Cppa CPPM0[5:0] + number of 1's in CPPM1[6:0] x 64 0x00 to 0x5F 0x0X CPPM0[5:0] Cppp Fine Control Cppa CPPM0[5:0] + number of 1's in CPPM1[6:0] x 64 0x00 to 0x7F 0x0X CPPP0[5:0] Cppp Fine Control Cppp Coarse Coarse Control Cppp Coarse	CL00[3:0]	LO Port Cap Array Override	Programs LO port match capacitor array when CLOEN = 0	0x00 to 0x0F	0x00
CPPM1[6:0] Cppg Coarse Control Cpp = CPPPO[5:0] + number of 1's in CPPP1[6:0] × 64 0x00 to 0x7F 0x0X	CLOEN	Automatic LO Match Enable	Automatic LO port impedance matching enabled when CLOEN = 1. Override bits CLOO[3:0] control LO port match when CLOEN = 0.	0, 1	1
CPPPO[5:0] Cppl Fine Control Cppl = CPPPO[5:0] + number of 1's in CPPP1[6:0] × 64 0x00 to 0x5F 0xXX	CPPM0[5:0]	C _{ppQ} Fine Control	$C_{ppQ} = CPPM0[5:0] + number of 1's in CPPM1[6:0] \times 64$	0x00 to 0x5F	0xXX
CPPP1[6:0] Coarse Control Programs the center frequency of the poly-phase filter, according to Table 5.	CPPM1[6:0]	C _{ppQ} Coarse Control		0x00 to 0x7F	0x0X
Programs the center frequency of the poly-phase filter, according to Table 5. 0x00 to 0x79 0x2E	CPPP0[5:0]	C _{ppl} Fine Control	C _{ppl} = CPPP0[5:0] + number of 1's in CPPP1[6:0] × 64	0x00 to 0x5F	0xXX
Fuse Read Out	CPPP1[6:0]	C _{ppl} Coarse Control		0x00 to 0x7F	0x0X
GAIN[4:0] Coarse Digital Gain Control Programs the conversion gain in 1dB steps, according to Table 3. 0x00 to 0x13 0x04	FREQ[6:0]	Poly-Phase Filter Frequency	Programs the center frequency of the poly-phase filter, according to Table 5.	0x00 to 0x79	0x2E
Fine Digital Gain Control Conversion gain control in approximately 0.1dB steps, when TEMPCORR = 1. 0x00 to 0x0F 0x00	FUSE[3:0]	Fuse Read Out		0x00 to 0x0F	0x0X
SMID[6:0] Fine GMI DAC Read-Out BBMI input stage gain GmI. 0x00 to 0x7F 0x08 0x0117-0] 0carse GMI DAC Read-Out 0x01 to 0x07 0x01 to 0x01 to 0x01 to 0x07 0x01 to 0x01 to 0x01 to 0x07 0x01 to 0x01	GAIN[4:0]	Coarse Digital Gain Control	Programs the conversion gain in 1dB steps, according to Table 3.	0x00 to 0x13	0x04
Coarse GMI DAC Read-Out1 GMI = GMI0[6:0] + (number of 1's in GMI1[7:0] and GMI2[6:0]) × 128 0x00 to 0x07 0xFF	GAINF[3:0]	Fine Digital Gain Control	Conversion gain control in approximately 0.1dB steps, when TEMPCORR = 1.	0x00 to 0x0F	0x00
GMI2[6:0] Coarse GMI DAC Read-Out BBMQ input stage gain GmQ. 0x00 to 0x07 0x01 0x00 to 0x7F 0x08 0x00 to 0x7F 0x08 0x00 to 0x7F 0x08 0x00 to 0x07 0x01 0x07 0x07 0x07	GMI0[6:0]	Fine GMI DAC Read-Out	BBMI input stage gain Gml.	0x00 to 0x7F	0x08
GMI2[6:0] Coarse GMI DAC Read-Out BBMQ input stage gain GmQ. 0x00 to 0x07 0x01 0x00 to 0x7F 0x08 0x00 to 0x7F 0x08 0x00 to 0x7F 0x08 0x00 to 0x7F 0x08 0x00 to 0x07 0x01 0x01 0x02 0x02 0x02 0x02 0x00 to 0x07 0x01 0x02 0x0	GMI1[7:0]	Coarse GMI DAC Read-Out1	$GmI = GMI0[6:0] + (number of 1's in GMI1[7:0] and GMI2[6:0]) \times 128$	0x00 to 0x07	0xFF
SMQ0[6:0] Fine GMQ DAC Read-Out BBMQ input stage gain GmQ. Ox00 to 0x7F Ox08 Ox09 to 0x7F		Coarse GMI DAC Read-Out2		0x00 to 0x07	0x01
GMQ1[7:0] Coarse GMQ DAC Read-Out1 GMQ = GMQ0[6:0] + (number of 1's in GMQ1[7:0] and GMQ2[6:0]) × 128 0x00 to 0x07 0xFF		Fine GMQ DAC Read-Out	BBMQ input stage gain GmQ.	0x00 to 0x7F	0x08
GMO2[6:0] Coarse GMQ DAC Read-Out2 GOR Gain Out of Range For DG < -19 GOR = 1; Else GOR = 0 GPI0[6:0] Fine GPI DAC Read-Out BBPI input stage gain GpI. GOR GOR GAIN OUT OF RANGE GPI1[7:0] Coarse GPI DAC Read-Out2 GPO0[6:0] Fine GPO DAC Read-Out3 GPO1[7:0] Coarse GPI DAC Read-Out4 GPO2[6:0] Fine GPO DAC Read-Out4 GPO2[6:0] Fine GPO DAC Read-Out5 GPO2[6:0] Fine GPO DAC Read-Out5 GPO2[6:0] Coarse GPO DAC Read-Out5 GPO2[6:0] Coarse GPO DAC Read-Out6 GPO2[6:0] Coarse GPO DAC Read-Out7 GPO2[6:0] Coarse GPO DAC Read-Out8 GPO2[6:0] Coarse GPO DAC Read-Out9 GPO2[6:0] RF Buffer Bias GPO2[6:0] L/Q Cain Ratio Control Adjust the gain difference in approximate constant steps in dB. See Table 4. 0x00 to 0x07 0x01 GPHF[2:0] L/Q Phase Extension Bits Extend the IQ phase adjustment range. See Table 9. 0x00 to 0x07 0x00 GPHF[4:0] Fine L/Q Phase Balance Control Grin Adjust mental of IQ LO phase difference. See Table 9. 2ero phase shift for 0x10. GPHSIGN Sign IQ Phase Extension Bits Encodes the sign of the IQ phase extension bits IQPHE[2:0]. Positive for 1QPHSIGN = 1. GPO5[7:0] I-Channel Offset Control Adjusts DC offset in the I-channel. Zero offset for 0x80. See page 19. 0x01 to 0xFF 0x80 DFFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the O-channel. Zero offset for 0x80. See page 19. 0x01 to 0xFF 0x80 DFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the O-channel. Zero offset for 0x80. See page 19. 0x01 to 0xFF 0x80 DFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the O-channel. Zero offset for 0x80. See page 19. 0x01 to 0xFF 0x80 DFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the O-channel. Zero offset for 0x80. See page 19. 0x01 to 0xFF 0x80 DFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the O-channel. Zero offset for 0x80. See page 19. 0x01 to 0xFF 0x80 DFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the O-channel. Zero offset for		Coarse GMQ DAC Read-Out1	, , , ,		
GOR Gain Out of Range For DG < -19 GOR = 1; Else GOR = 0 0, 1 0 GPI0[6:0] Fine GPI DAC Read-Out BBPI input stage gain GpI. 0x00 to 0x7F 0x08 GPI1[7:0] Coarse GPI DAC Read-Out GpI = GPI0[6:0] + (number of 1's in GPI1[7:0] and GPI2[6:0]) × 128 0x00 to 0x07 0xFF GPI2[6:0] Coarse GPI DAC Read-Out BBPQ input stage gain GpQ. 0x00 to 0x07 0x01 GPI0[6:0] Fine GPQ DAC Read-Out BBPQ input stage gain GpQ. 0x00 to 0x07 0x01 GPI0[6:0] Fine GPQ DAC Read-Out GPQ = GPQ0[6:0] + (number of 1's in GPQ1[7:0] and GPQ2[6:0]) × 128 0x00 to 0x07 0x01 GPQ0[6:0] Coarse GPQ DAC Read-Out GPQ = GPQ0[6:0] + (number of 1's in GPQ1[7:0] and GPQ2[6:0]) × 128 0x00 to 0x07 0xFF GPQ2[6:0] Coarse GPQ DAC Read-Out2 0x00 to 0x07 0xFI GPQ2[6:0] KP Buffer Bias 0x00 to 0x07 0x01 GPQ1[7:0] I/Q Gain Ratio Control Adjust the gain difference in approximate constant steps in dB. See Table 4. 0x00 to 0x07 0x01 GPQ1[7:0] I/Q Phase Extension Bits 0x10 the IQ phase adjustment range. See Table 9. 0x00 to 0x07 0x00 GPQ1[7:0] Fine I/Q Phase Balance 0x10 the IQ phase difference. See Table 9. 0x00 to 0x07 0x00 GPQ1[7:0] Fine I/Q Phase Extension Bits 0x10 the IQ phase extension bits IQPHE[2:0]. Positive for IQPHSIGN 1x10 the IQPHSIGN 1x1					-
GPI0[6:0] Fine GPI DAC Read-Out BBPI input stage gain GpI. 0x00 to 0x7F 0x08 GPI1[7:0] Coarse GPI DAC Read-Out1 GpI = GPI0[6:0] + (number of 1's in GPI1[7:0] and GPI2[6:0]) × 128 0x00 to 0x07 0xF 0x08 GPI2[6:0] Coarse GPI DAC Read-Out2 BBPQ input stage gain GpQ. 0x00 to 0x07 0x01 0x07F 0x08 GPO1[7:0] Coarse GPQ DAC Read-Out1 GpQ = GPQ0[6:0] + (number of 1's in GPQ1[7:0] and GPQ2[6:0]) × 128 0x00 to 0x07 0xF 0x08 GPQ1[7:0] Coarse GPQ DAC Read-Out1 GpQ = GPQ0[6:0] + (number of 1's in GPQ1[7:0] and GPQ2[6:0]) × 128 0x00 to 0x07 0xF 0x08 0x00 to 0x07 0x01 0x01			For DG < -19 GOR = 1: Else GOR = 0		
GPI1[7:0] Coarse GPI DAC Read-Out1 GpI = GPI0[6:0] + (number of 1's in GPI1[7:0] and GPI2[6:0]) × 128 0x00 to 0x07 0xFF GPI2[6:0] Coarse GPI DAC Read-Out2 BBPQ input stage gain GpQ. 0x00 to 0x07 0x01 0x01		•	· ·	1	0x08
GPI2[6:0] Coarse GPI DAC Read-Out2 GPQ0[6:0] Fine GPQ DAC Read-Out GPQ0[6:0] Fine GPQ DAC Read-Out GPQ1[7:0] Coarse GPQ DAC Read-Out1 GPQ2 = GPQ0[6:0] + (number of 1's in GPQ1[7:0] and GPQ2[6:0]) × 128 0x00 to 0x07 0xFF 0x08 GPQ1[7:0] Coarse GPQ DAC Read-Out2 0x00 to 0x07 0x01 DT[3:0] RF Buffer Bias 0x00 to 0x07 0x01 DT[3:0] I/Q Gain Ratio Control Adjust the gain difference in approximate constant steps in dB. See Table 4. 0x00 to 0x07 0x01 DQFHE[2:0] I/Q Phase Extension Bits Extend the IQ phase adjustment range. See Table 9. 0x00 to 0x07 0x00 DQFHF[4:0] Fine I/Q Phase Balance Control DQFHSIGN Sign IQ Phase Extension Bits Encodes the sign of the IQ phase extension bits IQPHE[2:0]. Positive for IQPHSIGN = 1. DFFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the I-channel. Zero offset for 0x80. See page 19. 0x01 to 0xFF 0x80 DGFSETI[7:0] Q-Channel Offset Control Adjusts DC offset in the Q-channel. Zero offset for 0x80. See page 19. 0x01 to 0xFF 0x80 DGISABLE Disable Q-Channel Disable Q-Channel Digital representation of die temperature. Step size about 10°C. 0x00 to 0x07 0x07 TEMPCORR Temperature Correction Digital representation of the TTCK pin. Asynchronous correction for TEMPUPDT Temperature Correction Update 0x00 to 0x07 0x01 0x01 0x01 to 0x07 0x01 0x01 to 0xFF 0x80 0x01 to 0					
SPQ0[6:0] Fine GPQ DAC Read-Out BBPQ input stage gain GpQ. Ox00 to 0x7F Ox08					
GPQ1[7:0] Coarse GPQ DAC Read-Out1 GpQ = GPQ0[6:0] + (number of 1's in GPQ1[7:0] and GPQ2[6:0]) × 128 0x00 to 0x07 0xFT GPQ2[6:0] Coarse GPQ DAC Read-Out2 0x00 to 0x07 0x01 0x04 0x01 0T[3:0] RF Buffer Bias 0x00 to 0x00 0x04 0x04 0x06 0x07 0x01 0x04 0x06 0x07 0x01 0x04 0x06 0x07 0x01 0x04 0x06 0x07 0x01 0x04 0x06 0x07 0x00 0x04 0x06 0x07 0x00 0x04 0x06 0x07 0x00 0x04 0x06 0x07 0x00 0x00			RRPO input stage gain GnO		
GPQ2[6:0] Coarse GPQ DAC Read-Out2 IDT[3:0] RF Buffer Bias Qx00 to 0x07 Qx01 QRPHE[2:0] I/Q Gain Ratio Control Adjust the gain difference in approximate constant steps in dB. See Table 4. Qx00 to 0x07 Qx01 QPHE[2:0] I/Q Phase Extension Bits Extend the IQ phase adjustment range. See Table 9. Qx00 to 0x07 Qx00 QPHF[4:0] Fine I/Q Phase Balance Control Grine adjustment of IQ LO phase difference. See Table 9. Zero phase shift for 0x10. QPHSIGN Sign IQ Phase Extension Bits Encodes the sign of the IQ phase extension bits IQPHE[2:0]. Positive for IQPHSIGN = 1. DFFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the I-channel. Zero offset for 0x80. See page 19. QDISABLE Disable Q-Channel QDISABLE = 1 shuts down the Q-channel, turning the LTC5599 into an upconversion mixer. QDISABLE = 1 shuts down the Q-channel, turning the LTC5599 into an upconversion mixer. QDISABLE Disable Q-Channel TEMPCORR Temperature Correction Disable TEMPCORR = 1 disables temperature. Step size about 10°C. TEMPCORR = 1 disables temperature correction of the gain, and enables manual fine-adjustment using bits GAINF[3:0]. TEMPUPDT Temperature Correction Update QD ISABLE TICK pin. Asynchronous correction for TEMPUPDT = 0.					
IDT[3:0] RF Buffer Bias Ox00 to 0x0D Ox04 IQGR[7:0] I/Q Gain Ratio Control Adjust the gain difference in approximate constant steps in dB. See Table 4. Ox00 to 0xFF Ox80 IQPHE[2:0] I/Q Phase Extension Bits Extend the IQ phase adjustment range. See Table 9. IQPHS[4:0] Fine I/Q Phase Balance Fine adjustment of IQ LO phase difference. See Table 9. Zero phase shift for Ox10. IQPHSIGN Sign IQ Phase Extension Bits Encodes the sign of the IQ phase extension bits IQPHE[2:0]. Positive for IQPHSIGN = 1. I-Channel Offset Control Adjusts DC offset in the I-channel. Zero offset for 0x80. See page 19. Ox01 to 0xFF Ox80 IQPHSIGN Ox-04 Ox-05 Ox-05 Ox-05 Ox-05 Ox-05 I-Channel Offset Control Adjusts DC offset in the I-channel. Zero offset for 0x80. See page 19. Ox-05 Ox-05 Ox-05 Ox-05 I-Channel Offset Control Adjusts DC offset in the Q-channel. Zero offset for 0x80. See page 19. Ox-05 Ox-05 Ox-05 Ox-05 I-Channel Offset Control Adjusts DC offset in the Q-channel, zero offset for 0x80. See page 19. Ox-05 Ox-05 Ox-05 Ox-05 I-Channel Offset Control Adjusts DC offset in the Q-channel, zero offset for 0x80. See page 19. Ox-05			CPR = CI		
I/Q Gain Ratio Control Adjust the gain difference in approximate constant steps in dB. See Table 4. 0x00 to 0xFF 0x80 0x00 0x10				-	
IQPHE[2:0] I/Q Phase Extension Bits Extend the IQ phase adjustment range. See Table 9. Qx00 to 0x07 Qx00 to 0x07 Qx00 to 0x07 Qx10 Qx10. Qx10 Q			Adjust the gain difference in approximate constant steps in dR. See Table 4		
Control Fine I/Q Phase Balance Fine adjustment of IQ LO phase difference. See Table 9. Zero phase shift for 0x00 to 0x1F 0x10					
Control Ox10.			, , , ,		
IQPHSIGN = 1. DFFSETI[7:0] I-Channel Offset Control Adjusts DC offset in the I-channel. Zero offset for 0x80. See page 19. OFFSETQ[7:0] Q-Channel Offset Control Adjusts DC offset in the Q-channel. Zero offset for 0x80. See page 19. QDISABLE Disable Q-Channel QDISABLE = 1 shuts down the Q-channel, turning the LTC5599 into an upconversion mixer. SRESET Soft Reset Writing 1 to this bit resets all registers to their default values. TEMP[3:0] Thermometer Output Digital representation of die temperature. Step size about 10°C. TEMPCORR Temperature Correction Disable TEMPCORR = 1 disables temperature correction of the gain, and enables manual fine-adjustment using bits GAINF[3:0]. TEMPUPDT Temperature Correction Update TEMPUPDT = 1 synchronizes temperature correction for TEMPUPDT = 0.		Control	0x10.		
OFFSETQ[7:0] Q-Channel Offset Control Adjusts DC offset in the Q-channel. Zero offset for 0x80. See page 19. QDISABLE Disable Q-Channel QDISABLE = 1 shuts down the Q-channel, turning the LTC5599 into an upconversion mixer. SRESET Soft Reset Writing 1 to this bit resets all registers to their default values. 0, 1 0 TEMP[3:0] Thermometer Output Digital representation of die temperature. Step size about 10°C. 0x00 to 0x07 0x07 TEMPCORR Temperature Correction Disable Temperature Correction of the gain, and enables manual fine-adjustment using bits GAINF[3:0]. TEMPUPDT Temperature Correction Update TEMPUPDT = 1 synchronizes temperature correction of the gain to a LOW - HIGH transition on the TTCK pin. Asynchronous correction for TEMPUPDT = 0.			IQPHSIGN = 1.	,	
Disable Q-Channel QDISABLE = 1 shuts down the Q-channel, turning the LTC5599 into an upconversion mixer. SRESET Soft Reset Writing 1 to this bit resets all registers to their default values. O, 1 OXOO to OXOO OXOO TEMPCORR TEMPCORR Temperature Correction Disable Temperature Correction Update Temperature Correction Update Disable Temperature Correction Update Disable Disable Temperature Correction Update Disable Temperature Correction Update QDISABLE = 1 shuts down the Q-channel, turning the LTC5599 into an Update = 1 disables temperature default values. O, 1 OXOO to OXOO OXOO OXOO to OXOO OXOO TOWNOO OXOO TEMPCORR = 1 disables temperature correction of the gain, and enables manual fine-adjustment using bits GAINF[3:0]. TEMPUPDT = 1 synchronizes temperature correction of the gain to a LOW - HIGH transition on the TTCK pin. Asynchronous correction for TEMPUPDT = 0.					
upconversion mixer. SRESET Soft Reset Writing 1 to this bit resets all registers to their default values. TEMP[3:0] Thermometer Output Digital representation of die temperature. Step size about 10°C. TEMPCORR Temperature Correction Disable TEMPCORR = 1 disables temperature correction of the gain, and enables manual fine-adjustment using bits GAINF[3:0]. TEMPUPDT Temperature Correction Update TEMPUPDT = 1 synchronizes temperature correction of the gain to a LOW - HIGH transition on the TTCK pin. Asynchronous correction for TEMPUPDT = 0.		Q-Channel Offset Control	Adjusts DC offset in the Q-channel. Zero offset for 0x80. See page 19.	0x01 to 0xFF	0x80
TEMP[3:0] Thermometer Output Digital representation of die temperature. Step size about 10°C. 0x00 to 0x07 0x07 TEMPCORR Temperature Correction Disable Temperature Correction Disable Temperature Correction Temperature Correction Temperature Correction Temperature Correction Update Temperature Correction On the TTCK pin. Asynchronous correction for TEMPUPDT 0.	QDISABLE	Disable Q-Channel		0, 1	0
TEMPCORR Temperature Correction Disable TEMPCORR = 1 disables temperature correction of the gain, and enables manual fine-adjustment using bits GAINF[3:0]. TEMPUPDT Temperature Correction Update TEMPUPDT = 1 synchronizes temperature correction of the gain to a LOW - HIGH transition on the TTCK pin. Asynchronous correction for TEMPUPDT = 0.	SRESET	Soft Reset	Writing 1 to this bit resets all registers to their default values.	0, 1	0
Disable manual fine-adjustment using bits GAINF[3:0]. TEMPUPDT Temperature Correction Update TEMPUPDT = 1 synchronizes temperature correction of the gain to a LOW - HIGH transition on the TTCK pin. Asynchronous correction for TEMPUPDT = 0.	TEMP[3:0]	Thermometer Output		0x00 to 0x07	0x07
Update - HIGH transition on the TTCK pin. Asynchronous correction for TEMPUPDT = 0.	TEMPCORR			0, 1	0
THERMINP Thermometer Input Select For test purposes only. Should be set to 0.	TEMPUPDT		- HIGH transition on the TTCK pin. Asynchronous correction for TEMPUPDT	0, 1	1
	THERMINP	Thermometer Input Select	For test purposes only. Should be set to 0.	0	0




PACKAGE DESCRIPTION


Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

UF Package 24-Lead Plastic QFN (4mm × 4mm)

(Reference LTC DWG # 05-08-1697 Rev B)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



BOTTOM VIEW—EXPOSED PAD

NOTE:

- NOTE:

 1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGD-X)—TO BE APPROVED

 2. DRAWING NOT TO SCALE

 3. ALL DIMENSIONS ARE IN MILLIMETERS

 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

 MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE, IF PRESENT

 5. EXPOSED PAD SHALL BE SOLDER PLATED

 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

 ON THE TOP AND BOTTOM OF PACKAGE



TYPICAL APPLICATION




Figure 16. 90MHz to 1300MHz Direct Conversion Transmitter Application

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
Infrastructure		
LT5518	1.5GHz to 2.4GHz High Linearity Direct Quadrature Modulator	22.8dBm OIP3 at 2GHz, -158.2dBm/Hz Noise Floor, 3kΩ 2.1V _{DC} Baseband Interface, 5V/128mA Supply
LT5528	1.5GHz to 2.4GHz High Linearity Direct Quadrature Modulator	21.8dBm OIP3 at 2GHz, -159.3dBm/Hz Noise Floor, 50Ω 0.5V _{DC} Baseband Interface, 5V/128mA Supply
LT5558	600MHz to 1100MHz High Linearity Direct Quadrature Modulator	22.4dBm OIP3 at 900MHz, -158dBm/Hz Noise Floor, 3kΩ 2.1V _{DC} Baseband Interface, 5V/108mA Supply
LT5568	700MHz to 1050MHz High Linearity Direct Quadrature Modulator	22.9dBm OIP3 at 850MHz, –160.3dBm/Hz Noise Floor, 50Ω 0.5VDC Baseband Interface, 5V/117mA Supply
LT5571	620MHz to 1100MHz High Linearity Direct Quadrature Modulator	21.7dBm OIP3 at 900MHz, -159dBm/Hz Noise Floor, Hi-Z 0.5V _{DC} Baseband Interface, 5V/97mA Supply
LT5572	1.5GHz to 2.5GHz High Linearity Direct Quadrature Modulator	21.6dBm OIP3 at 2GHz, -158.6dBm/Hz Noise Floor, Hi-Z 0.5V _{DC} Baseband Interface, 5V/120mA Supply
LTC5598	5MHz to 1600MHz High Linearity Direct Quadrature Modulator	27.7dBm OIP3 at 140MHz, -160dBm/Hz Noise Floor with P _{OUT} = 5dBm
LT5560	0.01MHz to 4GHz Low Power Active Mixer	IIP3 = 9dBm, 2.6dB Conversion Gain, 9.3dB NF, 3.0V/10mA Supply Current
LT5506/5546	40MHz to 500MHz Quadrature Demodulator with VGA	56dB Gain, -49 to 0dBm IIP3, 6.8dB NF, 1.8V to 5.25V/26.5mA Supply Current
LTC5510	1MHz to 6GHz, 3.3V Wideband High Linearity Active Mixer	1.5dB Gain, 27dBm IIP3, 11.6dB NF, 3.3V/105mA Supply Current
RF Power Detec	tor	
LT5581	6GHz Low Power RMS Detector	40dB Dynamic Range, ±1dB Accuracy Over Temperature, 1.5mA Supply Current
LTC5582	40MHz to 10GHz RMS Power Detector	57dB Dynamic Range, ±1dB Accuracy Over Temperature, Single-Ended RF Input (No Transformer)
LT5534	50MHz to 3GHz RF Power Detector with 60dB Dynamic Range	60dB Dynamic Range, Linear-in-dB Response, 2.7V to 5.25V/7mA
LT5537	LF to 1GHz Wide Dynamic Range RF/IF Log Detector	83dB Dynamic Range, Linear-in-dB Response, 2.7V to 5.25V/13.5mA