Contents L6219

## **Contents**

1	Bloc	k diagram	5
2	Fund	ctional description	9
	2.1	Input logic (I0 and I1)	9
	2.2	Phase	9
	2.3	Current sensor	9
	2.4	Single-pulse generator	. 10
	2.5	Output stage	
	2.6	VS, VSS, VRef	. 11
3	Appl	lication informations	. 12
4	Pack	kage information	. 13
5	Povi	icion history	15



List of tables

# List of tables

Table 1.	Device summary
Table 2.	Absolute maximum rating
Table 3.	Pin functions
Table 4.	Thermal data
Table 5.	Electrical characteristcs
Table 6.	Current levels
Table 7.	Document revision history



List of figures L6219

# **List of figures**

Figure 1.	Block diagram	. 5
	SO24/PDIP24 pins connection (top view)	
	Timing diagram	
Figure 4.	Principle operating sequence	10
Figure 5.	Typical application circuit	
Figure 6.	SO24 mechanical data and package dimensions	
	PDIP24 mechanical data and package dimensions	



L6219 Block diagram

## 1 Block diagram

Figure 1. Block diagram




Table 2. Absolute maximum rating

Parameter	Description	Value	Unit
V <sub>s</sub>	Supply voltage	50	V
I <sub>O</sub>	Output current (peak)	±1	Α
I <sub>O</sub>	Output current (continuous)	±0.75	Α
V <sub>ss</sub>	Logic supply voltage	7	V
V <sub>in</sub>	Logic input voltage range	-0.3 to +7	V
V <sub>sense</sub>	Sense output voltage	1.5	V
T <sub>j</sub>	Junction temperature	+150	°C
T <sub>op</sub>	Operating temperature range	-20 to +85	°C
T <sub>stg</sub>	Storage temperature range	-55 to +150	°C

Block diagram L6219

OUT1A | 1 24 Us (LOAD SUPPLY) OUT2A 🗆 2 23 SENSE1 SENSE2 3 22 COMP. INPUT1 COMP. INPUT2 ☐ 4 21 D OUT1B 0UT2B ☐ 5 20 🗀 101 GND ☐ 6 19 🗀 GND GND | 7 18 🗀 GND 102 🗆 8 17 🛭 111 I12 🛘 9 16 PHASE1 PHASE2 | 10 15 UREF1 UREF2 ☐ 14 🗆 RC1 11 RC2 13 Uss (LOGIC SUPPLY) 12 M98L6219-81

Figure 2. SO24/PDIP24 pins connection (top view)

Table 3. Pin functions

Pin #	Name	Description
1, 2	Output A	See pins 5, 21
3, 23	Sense resistor	Connection to lower emitters of output stage for insertion of current sense resistor
4, 22	Comparator input	Input connected to the comparators. The voltage across the sense resistor is feedback to this input throught the low pass filter RC CC. The higher power transistors are disabled when the sense voltage exceeds the reference voltage of the selected comparator. When this occurs the current decays for a time set by RT CT (toff = 1.1 RT CT). See Figure 3.
5, 21	Output B	Output connection. The output stage is a H bridge formed by four transistors and four diodes suitable for switching applications
6, 19	Ground	See pins 7, 18
7, 18	Ground	Ground connection. With pins 6 and 19 also conducts heat from die to printed circuit copper
8, 20	Input 0	See Input 1 (pins 9, 17)
9, 17	Input 1	These pins and pins 8, 20 (input 0) are logic inputs which select the outputs of the comparators to set the current level. Current also depends on the sensing resistor and reference voltage. See functional description

L6219 Block diagram

Table 3. Pin functions (continued)

Pin #	Name	Description
10, 16	Phase	This TTL-compatible logic inputs sets the direction of current flow through the load. A high level causes current to flow from output A (source) to output B (sink). A schmitt trigger on this input provides good noise immunity and a delay circuit prevents output stage short circuits during switching
11, 15	Reference voltage	A voltage applied to this pin sets the reference voltage of the comparators, this determining the output current (also thus depending on Rs and the two inputs input 0 and input 1)
12, 14	RC	A parallel RC network connected to this pin sets the OFF time of the higher power transistors. The pulse generator is a monostable triggered by the output of the comparators (toff = 1.1 RT CT)
13	V <sub>SS</sub> - Logic supply	Supply voltage input for logic circuitry
24	V <sub>S</sub> - Load supply	Supply voltage input for the output stages

Note:

ESD on GND,  $V_S$ ,  $V_{SS}$ , OUT 1 A and OUT 2 A is guaranteed up to 1.5 KV (human body model, 1500 W, 100 pF).

Figure 3. Timing diagram




Table 4. Thermal data

Parameter	Description	PDIP	so	Unit	
R <sub>thj-case</sub>	Thermal resistance junction-case	max.	14	18	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	max.	60 <sup>(1)</sup>	75 <sup>(1)</sup>	°C/W

<sup>1.</sup> With minimized copper area.

Block diagram L6219

**Table 5.** Electrical characteristcs  $(T_j = 25 \, ^{\circ}\text{C}, \, V_S = 46 \, \text{V}, \, V_{SS} = 4.75 \, \text{V} \text{ to } 5.25 \, \text{V}, \, V_{REF} = 5 \, \text{V}, \, \text{unless otherwise specified}) See$ *Figure 5* 

spesified, eds 7 igare e									
Description	Test condition	Min.	Тур.	Max.	Unit				
Output drivers (OUT <sub>A</sub> or OUT <sub>B</sub> )									
Motor supply range				46	V				
Output leakage current	$V_{OUT} = Vs,$ $V_{OUT} = 0$	-	<1 <-1	50 -50	μ <b>Α</b> μ <b>Α</b>				
	Sink driver, I <sub>OUT</sub> = +500 mA	-	0.3	0.6	V				
Output acturation valtage	Sink driver, I <sub>OUT</sub> = +750 mA	-	0.7	1	V				
Output saturation voitage	Source driver, I <sub>OUT</sub> = -500 mA	-	1.1	1.4	V				
	Source driver, I <sub>OUT</sub> = -750 mA	•	1.3	1.6	V				
Clamp diode leakage current	V <sub>R</sub> = 50 V	ı	<1	50	μΑ				
Clamp diode forward	Sink diode		1	1.5	V				
voltage	Source diode I <sub>F</sub> = 750 mA		1	1.5	V				
Driver supply current	Both bridges ON, no load	•	8	15	mA				
Driver supply current	Both bridges OFF	-	6	10	mA				
С				•	•				
Input voltage	All inputs	2.4	-	-	V				
Input voltage	All inputs	-	-	0.8	V				
Input current	V <sub>IN</sub> = 2.4 V	-	<1	20	μΑ				
Input current	V <sub>IN</sub> = 0.84 V	-	-3	-200	μΑ				
Reference voltage	Operating <sup>(1)</sup>	1.5	-	7.5	V				
Total logic supply current	$I_0 = I_1 = 0.8 \text{ V}, \text{ no load}$	-	64	74	mA				
Total logic supply current	$I_0 = I_1 = 2.4 \text{ V}, \text{ no load}$	-	10	14	mA				
S				•	•				
_	$I_0 = I_1 = 0.8 \text{ V}$	9.5	10	10.5	-				
	$I_0 = 2.4 \text{ V}, I_1 = 0.8 \text{ V}$	13.5	15	16.5	-				
trip point)	$I_0 = 0.8 \text{ V}, I_1 = 2.4 \text{ V}$	25.5	30	34.5	-				
Cutoff time	$R_t = 56 \text{ K}\Omega C_t = 820 \text{ pF}$	-	50		μs				
Turn off delay	Figure 3	-	1		μs				
Thermal shutdown temperature		-	170	-	°C				
	Pers (OUT <sub>A</sub> or OUT <sub>B</sub> )  Motor supply range  Output leakage current  Output saturation voltage  Clamp diode leakage current  Clamp diode forward voltage  Driver supply current  Driver supply current  Current  Input voltage  Input voltage  Input current  Input current  Reference voltage  Total logic supply current  Total logic supply current  S  Current limit threshold (at trip point)  Cutoff time  Turn off delay  Thermal shutdown	Motor supply range Output leakage current  Output saturation voltage  Clamp diode leakage current  Clamp diode forward voltage  Clamp diode forward sink diode Source diode I <sub>F</sub> = 750 mA  Both bridges ON, no load  Driver supply current  Both bridges OFF  C  Input voltage  All inputs  Input current  Input current  V <sub>IN</sub> = 2.4 V  Input current  V <sub>IN</sub> = 0.84 V  Reference voltage  Operating (1)  Total logic supply current  Total logic supply current  Current limit threshold (at trip point)  Cutoff time  Turn off delay  Thermal shutdown	Pers (OUT <sub>A</sub> or OUT <sub>B</sub> )         Nout of supply range         10           Output leakage current         V <sub>OUT</sub> = Vs, V <sub>OUT</sub> = 0         -           Output saturation voltage         Sink driver, I <sub>OUT</sub> = +500 mA Sink driver, I <sub>OUT</sub> = +750 mA Source driver, I <sub>OUT</sub> = -500 mA Source driver, I <sub>OUT</sub> = -750 mA Source driver, I <sub></sub>	Part   Coutput   Coutpu	Motor supply range   V <sub>OUT</sub> = Vs, V <sub>OUT</sub> = 50 mA   Sink driver, I <sub>OUT</sub> = -500 mA   -11, 11, 14, 14, 14, 14, 15, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16				

<sup>1.</sup> To reduce the switching losses the base bias of the bridge's low side NPN transistor is proportional to the DAC output, then the output current driving capability is also proportional to the DAC output voltage, having as reference 750 mA with  $V_{REF} = 5$  V and DAC = 100%. For example using  $V_{REF} = 2$  V and DAC = 67% the output maximum current driving capability will become 750 mA\*(2V\*0.67)/(5V\*1) = 200 mA.

### 2 Functional description

The circuit is intended to drive both windings of a bipolar stepper motor.

The peak current control is generated through switch mode regulation. There is a choice of three different current levels with the two logic inputs I01 - I11 for winding 1 and I02 - I12 for winding 2.

The current can also be switched off completely.

### 2.1 Input logic ( $I_0$ and $I_1$ )

The current level in the motor winding is selected with these inputs. (See *Figure 4*). If any of the logic inputs is left open, the circuit will treat it has a high level input.

Table 6. Current levels

10	<b>I</b> 1	Current level			
Н	Н	H No current			
L	Н	Low current 1/3 IO max			
Н	L	L Medium current 2/3 IO max			
L	L	L Maximum current IO max			

#### 2.2 Phase

This input determines the direction of current flow in the windings, depending on the motor connections. The signal is fed through a schmidt-trigger for noise immunity, and through a time delay in order to guarantee that no short-circuit occurs in the output stage during phase-shift. High level on the phase input causes the motor current flow from out A through the winding to out B.

#### 2.3 Current sensor

This part contains a current sensing resistor ( $R_S$ ), a low pass filter ( $R_C$ ,  $C_C$ ) and three comparators. Only one comparator is active at a time. It is activated by the input logic according to the current level chosen with signals  $I_o$  and  $I_1$ . The motor current flows through the sensing resistor RS. When the current has increased so that the voltage across  $R_S$  becomes higher than the reference voltage on the other comparator input, the comparator goes high, which triggers the pulse generator.

The max peak current Imax can be defined by:

$$I_{\text{max}} = \frac{V_{\text{ref}}}{10R_{\text{s}}}$$

#### 2.4 Single-pulse generator

The pulse generator is a monostable triggered on the positive going edge of the comparator output. The monostable output is high during the pulse time, toff, which is determined by the time components Rt and Ct.

$$t_{off} = 1.1 \cdot R_t C_t$$

The single pulse switches off the power feed to the motor winding, causing the winding current to decrease during  $t_{\text{off}}$ . If a new trigger signal should occur during  $t_{\text{off}}$ , it is ignored.

#### 2.5 Output stage

The output stage contains four darlington transistors (source drivers) four saturated transistors (sink drivers) and eight diodes, connected in two H bridge.




Figure 4. Principle operating sequence

The source transistors are used to switch the power supplied to the motor winding, thus driving a constant current through the winding. It should be noted however, that is not permitted to short circuit the outputs.

Internal circuitry is added in order to increase the accuracy of the motor current particularly with low current levels.

## $V_S, V_{SS}, V_{Ref}$

The circuit will stand any order of turn-on or turn-off the supply voltages  $V_S$  and  $V_{SS}$ . Normal dV/dt values are then assumed.

Preferably,  $V_{Ref}$  should be tracking  $V_{SS}$  during power-on and power-off if  $V_{S}$  is established.

### 3 Application informations

Some stepper motors are not designed for contin-uous operation at maximum current. As the circuit drives a constant current through the motor, its temperature might increase exceedingly both at low and high speed operation. Also, some stepper motors have such high core losses that they are not suited for switch mode current regulation.

Unused inputs should be connected to proper voltage levels in order to get the highest noise immunity. As the circuit operates with switch mode current regulation, interference generation problems might arise in some applications. A good measure might then be to decouple the circuit with a 100 nF capacitor, located near the package between power line and ground. The ground lead between Rs, and circuit GND should be kept as short as possible. A typical application circuit is shown in *Figure 5*. Note that  $C_t$  must be NPO type or similar else. To sense the winding current, paralleled metal film resistors are recommended  $(R_s)$ .

Uss=5U∘ 100nF nF 13 20 I 0 1 OUT1 17 21 OUT 2 5 Ph2 23 I12 L6219 Rс 102 Cc 1 K 22 820pF 820pF Рt Ct : 1Ω 56K 3 Rе Rt Rc Сt Cc 56K 1 K 820pF 820pF

Figure 5. Typical application circuit

L6219 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.


ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.


Figure 6. SO24 mechanical data and package dimensions

DIM.		mm		inch			
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α	2.35		2.65	0.093		0.104	
A1	0.10		0.30	0.004		0.012	
В	0.33		0.51	0.013		0.200	
С	0.23		0.32	0.009		0.013	
D <sup>(1)</sup>	15.20		15.60	0.598		0.614	
Е	7.40		7.60	0.291		0.299	
е		1.27			0.050		
Η	10.0		10.65	0.394		0.419	
h	0.25		0.75	0.010		0.030	
L	0.40		1.27	0.016		0.050	
k		0	° (min.),	8° (max	.)		
ddd			0.10			0.004	

<sup>(1) &</sup>quot;D" dimension does not include mold flash, protusions or gate burrs. Mold flash, protusions or gate burrs shall not exceed 0.15mm per side.







5/

Package information L6219

Figure 7. PDIP24 mechanical data and package dimensions

7.	PDIF	24 m	necha	ınical	data	and	ac	kage dimension	ons
DIM		mm			inch		ſ	0.117	
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			LINE AND NICAL DATA
Α			4.320			0.170	Ĺ		
A1	0.380			0.015					
A2		3.300			0.130				
В	0.410	0.460	0.510	0.016	0.018	0.020			
В1	1.400	1.520	1.650	0.055	0.060	0.065			
С	0.200	0.250	0.300	0.008	0.010	0.012			
D	31.62	31.75	31.88	1.245	1.250	1.255			
Е	7.620		8.260	0.300		0.325		YYV	ا ا ا ا ا ا
е		2.54			0.100				
E1	6.350	6.600	6.860	0.250	0.260	0.270			
e1		7.620			0.300				
L	3.180		3.430	0.125		0.135		PDIP	24 (0.300")
М		•	0° min,	15° max.		•			. ,
									<u>← E1</u>
	:							1 1 1 1 1 1 1	
1	ЧΠ	ПГ	П	ΠП		$\Box$	П	A2 A	
L			1 1	,	ול וון	ון זן	γ	A <sup>1</sup>	
_+	╣,		ШШ	Ц				U 	// ii
	- B	-				<u>B1</u>	-	<del>-</del>	e1
	l			D					
		¬ ¬			¬ —				
	24						<u> </u>	13	
	Щ							[]	

14/16

0034965 D

L6219 Revision history

# 5 Revision history

Table 7. Document revision history

Date	Revision	Changes			
30-Oct-2001	7	First Issue on the EDOCS DMS.			
11-May-2005	8	Changed the look & feel layout.  Modified <i>Table 6 on page 9</i> .			
14-Sep-2005	9	Change in the <i>Features</i> sections: Wide voltage range 10 V to 46 V Output current up to 750 mA each winding.			
19-Dec-2005	10	Corrected in the <i>Table 5</i> the max. value of the $V_{REF}$ parameter from 2 V to 7.5 V.			
28-Mar-2006	11	Corrected I <sub>SS(ON)</sub> values in the <i>Table 5</i> .			
18-Mar-2008	12	Document reformatted.			
01-Sep-2008	13	Added note 1 in Table 5 on page 8.			

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

**577**