

©2006 Fairchild Semiconductor Corporation FDD6637 Rev. 1.2

www.fairchildsemi.com


FDD6637 35V P-Channel PowerTrench<sup>0</sup> MOSFET

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings					
E <sub>AS</sub>	Drain-Source Avalanche Energy (Single Pulse)	$V_{DD} = -35 V, I_{D} = -11 A, L = 1mH$		61		mJ
I <sub>AS</sub>	Drain-Source Avalanche Current			-14		А
Off Chara	Acteristics(Note 2)					
$BV_{DSS}$	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = -250 \mu A$	-35			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -28 \ \text{V},  V_{\text{GS}} = 0 \ \text{V}$			-1	μΑ
I <sub>GSS</sub>	Gate-Body Leakage	$V_{\text{GS}} = \pm 25 \text{ V}, \qquad V_{\text{DS}} = 0 \text{ V}$			±100	nA
On Chara	Acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-1	-1.6	-3	V
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = -10 \text{ V},  I_D = -14 \text{ A}$ $V_{GS} = -4.5 \text{ V},  I_D = -11 \text{ A}$ $V_{A} = -10 \text{ V},  I_D = -11 \text{ A}$		9.7 14.4 14.7	11.6 18 19	mΩ
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{GS} = -10 \text{ V}, I_D = -14 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{DS} = -5 \text{ V}, I_D = -14 \text{ A}$		35		S
	Characteristics					
	Input Capacitance			2370		pF
	Output Capacitance	$V_{DS} = -20 V$ , $V_{GS} = 0 V$ ,		470		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	– f = 1.0 MHz		250		pF
R <sub>G</sub>	Gate Resistance	f = 1.0 MHz		3.6		Ω
Switchin	q Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time			18	32	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{DD} = -20 V, \qquad I_D = -1 A,$		10	20	ns
t <sub>d(off)</sub>	Turn–Off Delay Time	$V_{GS} = -10 \text{ V},  R_{GEN} = 6 \Omega$		62	100	ns
t <sub>f</sub>	Turn–Off Fall Time			36	58	ns
Q <sub>g</sub>	Total Gate Charge, V <sub>GS</sub> = -10V			45	63	nC
Q <sub>g</sub>	Total Gate Charge, $V_{GS} = -5V$	$V_{DS} = -20 \text{ V}, \text{ I}_{D} = -14 \text{ A}$		25	35	nC
Q <sub>gs</sub>	Gate-Source Charge			7		nC
Q <sub>gd</sub>	Gate-Drain Charge	1		10		nC


FDD6637 35V P-Channel PowerTrench<sup>0</sup> MOSFET

Voltage $V_{GS} = 0$ V, $I_S = -14$ A(Note 2) $-0.8$ $-1.2$ rDiode Reverse Recovery TimeIF = -14 A, diF/dt = 100 A/µs28ns	Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Voltage V cs = 0 V, is = -14 Å (Note 2) -0.8 -1.2   r Diode Reverse Recovery Time IF = -14 Å, diF/dt = 100 Å/µs 28 ns   trr Diode Reverse Recovery Charge IF = -14 Å, diF/dt = 100 Å/µs 28 ns   tes: Rs_NA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design. b) R_{BJA} = 96°C/W when mounted on a 1in <sup>2</sup> pad of 2 oz copper   ale 1 : 1 on letter size paper Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%	Drain-So	urce Diode Characteristics		•			
r Diode Reverse Recovery Time IF = -14 A, diF/dt = 100 A/µs 28 ns   ITr Diode Reverse Recovery Charge IF = -14 A, diF/dt = 100 A/µs 28 ns   tes: Runa is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R <sub>eJC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design. b) R <sub>BJA</sub> = 96°C/W when mounted on a 1in <sup>2</sup> pad of 2 oz copper b) R <sub>BJA</sub> = 96°C/W when mounted on a minimum pad.   ale 1 : 1 on letter size paper Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%	SD		$V_{GS} = 0 V, I_S = -14 A$ (Note 2)		-0.8	-1.2	V
tes: $R_{6JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{6JC}$ is guaranteed by design while $R_{6CA}$ is determined by the user's board design.	rr		IF = -14 A, diF/dt = 100 A/µs		28		ns
R <sub>BLA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R <sub>BLC</sub> is guaranteed by design while R <sub>BCA</sub> is determined by the user's board design. (a) R <sub>BLA</sub> = 40°C/W when mounted on a 1in <sup>2</sup> pad of 2 oz copper (b) R <sub>BLA</sub> = 96°C/W when mounted on a minimum pad. (c) a	Qrr	Diode Reverse Recovery Charge			15		nC
Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0% Maximum current is calculated as: $\sqrt{\frac{P_D}{R_{DS(ON)}}}$ where P <sub>D</sub> is maximum power dissipation at T <sub>c</sub> = 25°C and R <sub>DS(on)</sub> is at T <sub>J(max)</sub> and V <sub>GS</sub> = 10V. Package current limitation is 21A				b) R <sub>θJA</sub> on a	= 96°C/W minimum	when mour pad.	nted
Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0% Maximum current is calculated as: $\sqrt{\frac{P_D}{R_{DS(ON)}}}$ where $P_D$ is maximum power dissipation at $T_c = 25^{\circ}C$ and $R_{DS(on)}$ is at $T_{J(max)}$ and $V_{GS} = 10V$ . Package current limitation is 21A							
Maximum current is calculated as: $\sqrt{\frac{P_D}{R_{DS(ON)}}}$ where $P_D$ is maximum power dissipation at $T_C = 25^{\circ}C$ and $R_{DS(on)}$ is at $T_{J(max)}$ and $V_{GS} = 10V$ . Package current limitation is 21A							
Maximum current is calculated as: $\int R_{DS(ON)}$ where P <sub>D</sub> is maximum power dissipation at T <sub>C</sub> = 25°C and R <sub>DS(on)</sub> is at T <sub>J(max)</sub> and V <sub>GS</sub> = 10V. Package current limitation is 21A	ruise resi. ri						
	Maximum cur	rrent is calculated as: $\sqrt{\frac{R_{D}}{R_{DS(ON)}}}$					
BV(avalanche) Single-Pulse rating is guaranteed if device is operated within the UIS SOA boundary of the device.	whore D is r	novimum nower dissinction at T - 25°C and		root limitati	on in 21A		
					on is 21A		
					on is 21A		


FDD6637 Rev. 1.2



FDD6637 Rev. 1.2




FDD6637 Rev. 1.2




FDD6637 35V P-Channel PowerTrench<sup>0</sup> MOSFET

FDD6637 Rev. 1.2



FDD6637 35V P-Channel PowerTrench<sup>0</sup> MOSFET



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.