

ORDERING INFORMATION


PART	TEMP RANGE	VOLTAGE (V)	PIN-PACKAGE	TOP MARK*
DS1315-33+	0°C to +70°C	3.3	16 PDIP (300 mils)	DS1315 336
DS1315N-33+	-40°C to +85°C	3.3	16 PDIP (300 mils)	DS1315 336
DS1315-5+	0°C to +70°C	5	16 PDIP (300 mils)	DS1315 56
DS1315N-5+	-40°C to +85°C	5	16 PDIP (300 mils)	DS1315 56
DS1315E-33+	0°C to +70°C	3.3	20 TSSOP (4.4mm)	DS1315E XXXX-336
DS1315EN-33+	-40°C to +85°C	3.3	20 TSSOP (4.4mm)	DS1315E XXXX-336
DS1315EN-33+T&R	-40°C to +85°C	3.3	20 TSSOP (4.4mm)	DS1315E XXXX-336
DS1315E-5+	0°C to +70°C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56
DS1315EN-5+	-40°C to +85°C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56
DS1315EN-5+T&R	-40°C to +85°C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56
DS1315S-33+	0°C to +70°C	3.3	16 SO (300 mils)	DS1315 336
DS1315SN-33+	-40°C to +85°C	3.3	16 SO (300 mils)	DS1315 336
DS1315S-5+	0°C to +70°C	5	16 SO (300 mils)	DS1315 56
DS1315SN-5+	-40°C to +85°C	5	16 SO (300 mils)	DS1315S 56
DS1315S-5+T&R	0°C to +70°C	5	16 SO (300 mils)	DS1315S 56

+Denotes a lead(Pb)-free/RoHS-compliant package.

T&R = Tape and reel.

*A "+" symbol located anywhere on the top mark indicates a lead-free device. An "N" located in the bottom right-hand corner of the top of the package denotes an industrial device. "xxxx" can be any combination of characters.

Figure 1. Block Diagram



Operation


Communication with the Time Chip is established by pattern recognition of a serial bit stream of 64 bits which must be matched by executing 64 consecutive write cycles containing the proper data on data in (D). All accesses which occur prior to recognition of the 64-bit pattern are directed to memory via the chip enable output pin ($\overline{\text{CEO}}$).

After recognition is established, the next 64 read or write cycles either extract or update data in the Time Chip and $\overline{\text{CEO}}$ remains high during this time, disabling the connected memory.

Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control of chip enable input ($\overline{\text{CEI}}$), output enable ($\overline{\text{OE}}$), and write enable ($\overline{\text{WE}}$). Initially, a read cycle using the $\overline{\text{CEI}}$ and $\overline{\text{OE}}$ control of the Time Chip starts the pattern recognition sequence by moving pointer to the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are executed using the $\overline{\text{CEI}}$ and $\overline{\text{WE}}$ control of the Time Chip. These 64 write cycles are used only to gain access to the Time Chip.

When the first write cycle is executed, it is compared to bit 1 of the 64-bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 write cycles as described above until all the bits in the comparison register have been matched. (This bit pattern is shown in Figure 2). With a correct match for 64 bits, the Time Chip is enabled and data transfer to or from the timekeeping registers may proceed. The next 64 cycles will cause the Time Chip to either receive data on D, or transmit data on Q, depending on the level of $\overline{\text{OE}}$ pin or the $\overline{\text{WE}}$ pin. Cycles to other locations outside the memory block can be interleaved with $\overline{\text{CEI}}$ cycles without interrupting the pattern recognition sequence or data transfer sequence to the Time Chip.

A standard 32.768kHz quartz crystal can be directly connected to the DS1315 via pins 1 and 2 (X1, X2). The crystal selected for use should have a specified load capacitance (C_L) of 6 pF. For more information on crystal selection and crystal layout considerations, refer to Application Note 58: *Crystal Considerations with Maxim Real-Time Clocks (RTCs)*.

Figure 2. Time Chip Comparison Register Definition

Note: The pattern recognition in Hex is C5, 3A, A3, 5C, C5, 3A, A3, 5C. The odds of this pattern being accidentally duplicated and causing inadvertent entry to the Phantom Time Chip are less than 1 in 10^{19} .

Nonvolatile Controller Operation

The operation of the nonvolatile controller circuits within the Time Chip is determined by the level of the ROM/ RAM select pin. When ROM/ RAM is connected to ground, the controller is set in the RAM mode and performs the circuit functions required to make CMOS RAM and the timekeeping function nonvolatile. A switch is provided to direct power from the battery inputs or V_{CCI} to V_{CCO} with a maximum voltage drop of 0.3 volts. The V_{CCO} output pin is used to supply uninterrupted power to CMOS SRAM. The DS1315 also performs redundant battery control for high reliability. On power-fail, the battery with the highest voltage is automatically switched to V_{CCO} . If only one battery is used in the system, the unused battery input should be connected to ground.

The DS1315 safeguards the Time Chip and RAM data by power-fail detection and write protection. Power-fail detection occurs when V_{CCI} falls below V_{PF} which is set by an internal bandgap reference. The DS1315 constantly monitors the V_{CCI} supply pin. When V_{CCI} is less than V_{PF} , power-fail circuitry forces the chip enable output ($\overline{CEO}$) to V_{CCI} or $V_{BAT}-0.2$ volts for external RAM write protection. During nominal supply conditions, $\overline{CEO}$ will track $\overline{CEI}$ with a propagation delay. Internally, the DS1315 aborts any data transfer in progress without changing any of the Time Chip registers and prevents future access until V_{CCI} exceeds V_{PF} . A typical RAM/Time Chip interface is illustrated in Figure 3.

When the ROM/ RAM pin is connected to V_{CCO} , the controller is set in the ROM mode. Since ROM is a read-only device that retains data in the absence of power, battery backup and write protection is not required. As a result, the chip enable logic will force $\overline{CEO}$ low when power fails. However, the Time Chip does retain the same internal nonvolatility and write protection as described in the RAM mode. A typical ROM/Time Chip interface is illustrated in Figure 4.

Figure 3. DS1315-to-RAM/Time Chip Interface





Figure 4. ROM/Time Chip Interface

Time Chip Register Information

Time Chip information is contained in eight registers of 8 bits, each of which is sequentially accessed 1 bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the Time Chip registers, each must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 5.

Data contained in the Time Chip registers is in binary coded decimal format (BCD). Reading and writing the registers is always accomplished by stepping through all eight registers, starting with bit 0 of register 0 and ending with bit 7 of register 7.

AM/PM/12/24-Mode

Bit 7 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the 20-hour bit (20-23 hours).


Oscillator and Reset Bits

Bits 4 and 5 of the day register are used to control the reset and oscillator functions. Bit 4 controls the reset pin input. When the reset bit is set to logic 1, the reset input pin is ignored. When the reset bit is set to logic 0, a low input on the reset pin will cause the Time Chip to abort data transfer without changing data in the timekeeping registers. Reset operates independently of all other in-puts. Bit 5 controls the oscillator. When set to logic 0, the oscillator turns on and the real time clock/calendar begins to increment.

Zero Bits

Registers 1, 2, 3, 4, 5, and 6 contain 1 or more bits that will always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable.

Figure 5. Time Chip Register Definition



ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	-0.3V to +6.0V
Operating Temperature Range, Commercial	0°C to +70°C
Operating Temperature Range, Industrial	-40°C to +85°C
Storage Temperature Range	-55°C to +125°C
Soldering Temperature (reflow)	+260°C
Lead Temperature (soldering, 10s)	+260°C

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power-Supply Voltage Operation	5V	4.5	5.0	5.5	V	1
	3.3V	3.0	3.3	3.6		
Input Logic 1	V_{IH}	2.2		$V_{CC} + 0.3$	V	1
Input Logic 0	V_{IL}	-0.3		+0.6	V	1
Battery Voltage V_{BAT1} or V_{BAT2}	V_{BAT1} , V_{BAT2}	2.5		3.7	V	

DC OPERATING ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0V \pm 10\%$, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average V_{CC} Power-Supply Current	I_{CC1}			6	mA	6
V_{CC} Power-Supply Current, ($V_{CC0} = V_{CC1} - 0.3$)	I_{CC01}			150	mA	7
TTL Standby Current ($\overline{CEI} = V_{IH}$)	I_{CC2}			4	mA	6
CMOS Standby Current ($\overline{CEI} = V_{CC1} - 0.2$)	I_{CC3}			1.3	mA	6
Input Leakage Current (any input)	I_{IL}	-1		+1	μA	10
Output Leakage Current (any input)	I_{OL}	-1		+1	μA	
Output Logic 1 Voltage ($I_{OUT} = -1.0$ mA)	V_{OH}	2.4			V	2
Output Logic 0 Voltage ($I_{OUT} = 4.0$ mA)	V_{OL}			0.4	V	2
Power-Fail Trip Point	V_{PF}	4.25		4.5	V	
Battery Switch Voltage	V_{SW}		V_{BAT1} , V_{BAT2}			13

DC POWER-DOWN ELECTRICAL CHARACTERISTICS(V_{CC} < 4.5V, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{\text{CEO}}$ Output Voltage	V _{CEO}	V _{CC1} - 0.2 or V _{BAT1,2} - 0.2			V	8
V _{BAT1} or V _{BAT2} Battery Current	I _{BAT}			0.5	μA	6
Battery Backup Current @ V _{CC0} = V _{BAT} -0.2V	I _{CC02}			10	μA	9

AC ELECTRICAL OPERATING CHARACTERISTICS—ROM/ $\overline{\text{RAM}}$ = GND(V_{CC} = 5.0V ±10%, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	65			ns	
$\overline{\text{CEI}}$ Access Time	t _{CO}			55	ns	
$\overline{\text{OE}}$ Access Time	t _{OE}			55	ns	
$\overline{\text{CEI}}$ to Output Low-Z	t _{COE}	5			ns	
$\overline{\text{OE}}$ to Output Low-Z	t _{OEE}	5			ns	
$\overline{\text{CEI}}$ to Output High-Z	t _{OD}			25	ns	
$\overline{\text{OE}}$ to Output High-Z	t _{ODO}			25	ns	
Read Recovery	t _{RR}	10			ns	
Write Cycle	t _{WC}	65			ns	
Write Pulse Width	t _{WP}	55			ns	
Write Recovery	t _{WR}	10			ns	4
Data Setup	t _{DS}	30			ns	5
Data Hold Time	t _{DH}	0			ns	5
$\overline{\text{CEI}}$ Pulse Width	t _{CW}	55			ns	
$\overline{\text{OE}}$ Pulse Width	t _{OW}	55			ns	
$\overline{\text{RST}}$ Pulse Width	t _{RST}	65			ns	

AC ELECTRICAL OPERATING CHARACTERISTICS—ROM/ $\overline{\text{RAM}}$ = V_{CC0}(V_{CC} = 5.0V ±10%, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	65			ns	
$\overline{\text{CEI}}$ Access Time	t _{CO}			55	ns	
$\overline{\text{OE}}$ Access Time	t _{OE}			55	ns	
$\overline{\text{CEI}}$ to Output Low Z	t _{COE}	5			ns	
$\overline{\text{OE}}$ to Output Low Z	t _{OEE}	5			ns	
$\overline{\text{CEI}}$ to Output High Z	t _{OD}			25	ns	
$\overline{\text{OE}}$ to Output High Z	t _{ODO}			25	ns	
Address Setup Time	t _{AS}	5			ns	
Address Hold Time	t _{AH}	5			ns	
Read Recovery	t _{RR}	10			ns	

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Write Cycle	t_{WC}	65			ns	
$\overline{CEI}$ Pulse Width	t_{CW}	55			ns	
$\overline{OE}$ Pulse Width	t_{OW}	55			ns	
Write Recovery	t_{WR}	10			ns	4
Data Setup	t_{DS}	30			ns	5
Data Hold Time	t_{DH}	0			ns	5
$\overline{RST}$ Pulse Width	t_{RST}	65			ns	

DC OPERATING ELECTRICAL CHARACTERISTICS

($V_{CC} = 3.3V \pm 10\%$, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average V_{CC} Power-Supply Current	I_{CC1}			3	mA	6
Average V_{CC} Power-Supply Current, ($V_{CCO} = V_{CCI} - 0.3$)	I_{CCO1}			100	mA	7
TTL Standby Current ($\overline{CEI} = V_{IH}$)	I_{CC2}			2	mA	6
CMOS Standby Current ($\overline{CEI} = V_{CCI} - 0.2$)	I_{CC3}			1.1	mA	6
Input Leakage Current (any input)	I_{IL}	-1		+1	μA	
Output Leakage Current (any input)	I_{LO}	-1		+1	μA	
Output Logic 1 Voltage ($I_{OUT} = 0.4$ mA)	V_{OH}	2.4			V	2
Output Logic 0 Voltage ($I_{OUT} = 1.6$ mA)	V_{OL}			0.4	V	2
Power-Fail Trip Point	V_{PF}	2.8		2.97	V	
Battery Switch Voltage	V_{SW}		V_{BAT1} , V_{BAT2} , or V_{PF}			14

DC POWER-DOWN ELECTRICAL CHARACTERISTICS

($V_{CC} < 2.97V$, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{CEO}$ Output Voltage	V_{CEO}	V_{CCI} or $V_{BAT1,2}$ - 0.2			V	8
V_{BAT1} OR V_{BAT2} Battery Current	I_{BAT}			0.5	μA	6
Battery Backup Current at $V_{CCO} = V_{BAT} - 0.2$	I_{CCO2}			10	μA	9

AC ELECTRICAL OPERATING CHARACTERISTICS—ROM/RAM = GND(V_{CC} = 3.3V ±10%, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	120			ns	
$\overline{\text{CEI}}$ Access Time	t _{CO}			100	ns	
$\overline{\text{OE}}$ Access Time	t _{OE}			100	ns	
$\overline{\text{CEI}}$ to Output Low-Z	t _{COE}	5			ns	
$\overline{\text{OE}}$ to Output Low-Z	t _{OEE}	5			ns	
$\overline{\text{CEI}}$ to Output High-Z	t _{OD}			40	ns	
$\overline{\text{OE}}$ to Output High-Z	t _{ODO}			40	ns	
Read Recovery	t _{RR}	20			ns	
Write Cycle	t _{WC}	120			ns	
Write Pulse Width	t _{WP}	100			ns	
Write Recovery	t _{WR}	20			ns	4
Data Setup	t _{DS}	45			ns	5
Data Hold Time	t _{DH}	0			ns	5
$\overline{\text{CEI}}$ Pulse Width	t _{CW}	100			ns	
$\overline{\text{OE}}$ Pulse Width	t _{OW}	100			ns	
$\overline{\text{RST}}$ Pulse Width	t _{RST}	120			ns	

AC ELECTRICAL OPERATING CHARACTERISTICS—ROM/RAM = V_{CC0} (V_{CC} = 3.3V ±10%, T_A = Over the operating range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	120			ns	
$\overline{CEI}$ Access Time	t _{CO}			100	ns	
$\overline{OE}$ Access Time	t _{OE}			100	ns	
$\overline{CEI}$ to Output Low-Z	t _{COE}	5			ns	
$\overline{OE}$ to Output Low-Z	t _{OEE}	5			ns	
$\overline{CEI}$ to Output High-Z	t _{OD}			40	ns	
$\overline{OE}$ to Output High-Z	t _{ODO}			40	ns	
Address Setup Time	t _{AS}	10			ns	
Address Hold Time	t _{AH}	10			ns	
Read Recovery	t _{RR}	20			ns	
Write Cycle	t _{WC}	120			ns	
$\overline{CEI}$ Pulse Width	t _{CW}	100			ns	
$\overline{OE}$ Pulse Width	t _{OW}	100			ns	
Write Recovery	t _{WR}	20			ns	4
Data Setup	t _{DS}	45			ns	5
Data Hold Time	t _{DH}	0			ns	5
$\overline{RST}$ Pulse Width	t _{RST}	120			ns	

CAPACITANCE(T_A = +25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}			10	pF	
Output Capacitance	C _{OUT}			10	pF	

Figure 6. Timing Diagram: Read Cycle to Time Chip ROM/RAM = GND




Figure 7. Timing Diagram: Write Cycle to Time Chip ROM/RAM = GND







Figure 8. Timing Diagram: Read Cycle to Time Chip ROM/RAM = V_{CC0} Figure 9. Timing Diagram: Write Cycle to Time Chip ROM/RAM = V_{CC0} 

Figure 10. Timing Diagram: Reset Pulse



5V DEVICE POWER-UP/POWER-DOWN CHARACTERISTICS—
ROM/RAM = V_{CCO} OR GND
(T_{A} = 0°C to +70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Recovery Time at Power-Up	t_{REC}	1.5		2.5	ms	11
V_{CC} Slew Rate Power-Down $V_{\text{PF(max)}}$ to $V_{\text{PF(min)}}$	t_{F}	300			μs	11
V_{CC} Slew Rate Power-Down $V_{\text{PF(min)}}$ to V_{SW}	t_{FB}	10			μs	11
V_{CC} Slew Rate Power-Up $V_{\text{PF(min)}}$ to $V_{\text{PF(max)}}$	t_{R}	0			μs	11
$\overline{\text{CEI}}$ High to Power-Fail	t_{PF}			0	μs	11
$\overline{\text{CEI}}$ Propagation Delay	t_{PD}			5	ns	2, 3, 11

Figure 11. 5V Power-Up Condition





Figure 12. 5V Power-Down Condition**3.3V DEVICE POWER-UP POWER-DOWN CHARACTERISTICS—** **$\text{ROM/RAM} = \text{VCCO}$ OR GND** $(T_A = 0^\circ\text{C to } +70^\circ\text{C})$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Recovery Time at Power-Up	t_{REC}	1.5		2.5	ms	12
VCC Slew Rate Power-Down $\text{V}_{\text{PF(max)}} \text{ to } \text{V}_{\text{PF(min)}}$	t_{F}	300			μs	12
VCC Slew Rate Power-Up $\text{V}_{\text{PF(min)}} \text{ to } \text{V}_{\text{PF(max)}}$	t_{R}	0			μs	12
$\overline{\text{CEI}}$ High to Power-Fail	t_{PF}	0			μs	12
$\overline{\text{CEI}}$ Propagation Delay	t_{PD}			10	ns	2, 3, 11

NOTES:

- 1) All voltages are referenced to ground.
- 2) Measured with load shown in Figure 15.
- 3) Input pulse rise and fall times equal 10ns.
- 4) t_{WR} is a function of the latter occurring edge of $\overline{WE}$ or $\overline{CE}$ in RAM mode, or $\overline{OE}$ or $\overline{CE}$ in ROM mode.
- 5) t_{DH} and t_{DS} are functions of the first occurring edge of $\overline{WE}$ or $\overline{CE}$ in RAM mode, or $\overline{OE}$ or $\overline{CE}$ in ROM mode.
- 6) Measured without RAM connected.
- 7) I_{CCO1} is the maximum average load current the DS1315 can supply to external memory.
- 8) Applies to $\overline{CEO}$ with the ROM/RAM pin grounded. When the ROM/RAM pin is connected to V_{CCO} , $\overline{CEO}$ will go to a low level as V_{CCI} falls below V_{BAT} .
- 9) I_{CCO2} is the maximum average load current that the DS1315 can supply to memory in the battery backup mode.
- 10) Applies to all input pins except $\overline{RST}$. $\overline{RST}$ is pulled internally to V_{CCI} .
- 11) See Figures 11 and 12.
- 12) See Figures 13 and 14.
- 13) V_{SW} is determined by the larger of V_{BAT1} and V_{BAT2} .
- 14) V_{SW} is determined by the smaller of V_{BAT1} , V_{BAT2} , and V_{PF} .





Figure 13. 3.3V Power-Up Condition

Figure 14. 3.3V Power-Down Condition**Figure 15. Output Load**

PIN CONFIGURATIONS (continued)



PACKAGE INFORMATION

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 PDIP	P16+1	21-0043	—
16 TSSOP	U20+1	21-0066	90-0116
16 SO	W16+2	21-0042	90-0107

REVISION HISTORY

REVISION DATE	DESCRIPTION	PAGES CHANGED
11/11	Updated the <i>Features</i> , <i>Ordering Information</i> , <i>AM/PM/12/24-MODE</i> , <i>Absolute Maximum Ratings</i> , and <i>Package Information</i> sections	1, 2, 7, 9, 20