



## **Contents**

Pin Configuration	3
Product Portfolio	
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	5
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	13
Ordering Code Definitions	13
Package Diagrams	14
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	20



# **Pin Configuration**

Figure 1. 32-pin STSOP pinout [1]




Figure 2. 32-pin TSOP I pinout [1]





Figure 3. 32-pin SOIC pinout [1]

Top View



### Note

1. NC pins are not connected on the die.



# **Product Portfolio**

		Po			Power Di	ssipation						
Product Range		V <sub>CC</sub> Range (V)		V <sub>CC</sub> Range (V)		Speed		Operating	l <sub>CC</sub> (mA)		Standby	I (A)
Product	Range				(ns)	f = 1MHz		f = f <sub>max</sub>		Stariuby	I <sub>SB2</sub> (μA)	
		Min	<b>Typ</b> [2]	Max		<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max	
CY62128ELL	Industrial / Automotive-A	4.5	5.0	5.5	45 <sup>[3]</sup>	1.3	2	11	16	1	4	
CY62128ELL	Automotive-E	4.5	5.0	5.5	55	1.3	4	11	35	1	30	

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
 When used with a 100 pF capacitive load and resistive loads as shown on page 4, access times of 55 ns (t<sub>AA</sub>, t<sub>ACE</sub>) and 25 ns (t<sub>DOE</sub>) are guaranteed.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to +150 °C

Ambient temperature

to ground potential  $^{[4, 5]}$  ... -0.5 V to 6.0 V ( $V_{CC(max)} + 0.5$  V)

DC voltage applied to outputs in High Z State  $^{[4,\;5]}$  .......-0.5 V to 6.0 V (V\_{CC(max)} + 0.5 V)

DC input voltage<sup>[4, 5]</sup> .......-0.5 V to 6.0 V ( $V_{CC(max)} + 0.5$  V)

Output current into outputs (LOW)20	mΑ
Static discharge voltage	
(MIL-STD-883, Method 3015)> 200	1 V
Latch up current> 200	mΑ

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62128ELL	Industrial / Automotive-A	–40 °C to +85 °C	4.5 V to 5.5 V
	Automotive-E	–40 °C to +125 °C	

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions		45 ns (Industrial/ Automotive-A)			55 ns (Automotive-E)			Unit
	·			Min	<b>Typ</b> [7]	Max	Min	<b>Typ</b> [7]	Max	
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.4	_	-	2.4	_	_	V
		V <sub>CC</sub> = 5.5 V	$I_{OH} = -0.1 \text{ mA}$	_	_	3.4 <sup>[8]</sup>	_	_	3.4 <sup>[8]</sup>	
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 2.1 mA		_	_	0.4	-	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			_	V <sub>CC</sub> + 0.5	2.2	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage	$V_{CC} = 4.5 \text{ V to 5}.$	5 V	-0.5	_	0.8	-0.5	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$		-1	_	+1	-4	_	+4	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$	Output Disabled	-1	_	+1	-4	_	+4	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	11	16	_	11	35	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	1.3	2	-	1.3	4	
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power-down Current—CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2$ $V_{IN} \ge V_{CC} - 0.2$ $f = 0, V_{CC} = V_{CC}$	V or $CE_2 \le 0.2 \text{ V}$ , V or $V_{\text{IN}} \le 0.2 \text{ V}$ , (max)	-	1	4	ı	1	30	μА

### Notes

- 4.  $V_{IL(min)} = -2.0 \text{ V}$  for pulse durations less than 20 ns.

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
- 9. Only chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be at CMOS level to meet the  $I_{SB2}$  /  $I_{CCDR}$  spec. Other inputs can be left floating.

Document Number: 38-05485 Rev. \*P Page 5 of 20



# Capacitance


Parameter [10]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [10]	Description	Test Conditions	32-pin SOIC Package	32-pin STSOP Package	32-pin TSOP Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit		32.56	33.01	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	board	25.86	3.59	3.42	°C/W

## **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms



Parameters	Value	Unit
R1	1800	Ω
R2	990	Ω
R <sub>TH</sub>	639	Ω
V <sub>TH</sub>	1.77	V

### Note

<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [11]	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for data retention			2	_	_	V
I <sub>CCDR</sub> [12]	Data retention current	$V_{CC} = V_{DR},$	Industrial / Automotive-A	_	_	4	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $\text{CE}_2 \le 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V}$	Automotive-E	-	_	30	μΑ
t <sub>CDR</sub> [13]	Chip deselect to data retention time			0	-	-	ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time		CY62128ELL-45	45	-	_	ns
			CY62128ELL-55	55	_	_	

### **Data Retention Waveform**

Figure 5. Data Retention Waveform [15]



- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 12. Only chip enables ( $\overline{CE}_1$  and  $CE_2$ ) must be at CMOS level to meet the  $I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating. 13. Tested initially and after any design or process changes that may affect these parameters. 14. Full device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} > 100$  µs or stable at  $V_{CC(min)} > 100$  µs.

- 15.  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

Document Number: 38-05485 Rev. \*P Page 7 of 20



## **Switching Characteristics**

Over the Operating Range

Parameter [16]	Description		ndustrial / otive-A)	55 ns (Aut	Unit	
	·	Min	Max	Min	Max	
Read Cycle		·				
t <sub>RC</sub>	Read cycle time	45	_	55	_	ns
t <sub>AA</sub>	Address to data valid	_	45	-	55	ns
t <sub>OHA</sub>	Data hold from address change	10	_	10	-	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	45	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[17]</sup>	5	_	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[17, 18]</sup>	_	18	_	20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[17]</sup>	10	_	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[17, 18]</sup>	_	18	_	20	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up	0	_	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to power-down	_	45	_	55	ns
Write Cycle [19	, 20]		•	•	1	•
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	_	40	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[17, 18]</sup>	_	18	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[17]</sup>	10	_	10	_	ns


### Notes


<sup>16.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 4 on page 6.
17. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
18. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
19. The internal Write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.


<sup>20.</sup> The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled,  $\overline{\text{OE}}$  LOW) should be equal to sum of  $t_{\text{ND}}$  and  $t_{\text{HZWE}}$ .



# **Switching Waveforms**







- 21. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1$  =  $V_{IL}$ ,  $CE_2$  =  $V_{IH}$ . 22.  $\overline{WE}$  is HIGH for read cycle.
- 23. Address valid before or similar to  $\overline{\text{CE}}_1$  transition LOW and  $\overline{\text{CE}}_2$  transition HIGH.
- 24.  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)  $^{[25,\ 26,\ 27,\ 28]}$ **ADDRESS** t<sub>SCE</sub>  $\mathsf{t}_{\mathsf{HA}}$  $t_{AW}$ t<sub>PWE</sub> WE  $t_{HD}$ DATA I/O NOTE 29 DATA VALID

### Notes

<sup>25.</sup>  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

26. The internal Write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}$  =  $V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>27.</sup> Data I/O is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.

<sup>28.</sup> If  $\overline{\text{CE}}_1$  goes HIGH or  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high impedance state. 29. During this period, the I/Os are in output state and input signals must not be applied.



## Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [30, 31, 32, 33]





Figure 10. Write Cycle No. 3 (WE Controlled, OE LOW) [30, 33, 34]



- 30.  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

  31. The internal Write time of the memory is defined by the overlap of  $\overline{\text{WE}}$ ,  $\overline{\text{CE}}$  =  $V_{\text{IL}}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 32. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 33. If  $\overline{\text{CE}}_1$  goes HIGH or  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high impedance state. 34. The minimum write cycle pulse width should be equal to sum of  $t_{\text{ND}}$  and  $t_{\text{HZWE}}$ . 35. During this period, the I/Os are in output state and input signals must not be applied.



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs Mode		Power
Н	X <sup>[36]</sup>	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[36]</sup>	L	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	n Z Selected, outputs disabled A	

### Note

36. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128ELL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128ELL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	
	CY62128ELL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128ELL-45SXA	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-A
	CY62128ELL-45ZXA	51-85056	32-pin TSOP Type I (Pb-free)	
55	CY62128ELL-55SXE	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-E
	CY62128ELL-55ZAXE	51-85094	32-pin STSOP (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

### **Ordering Code Definitions**




Document Number: 38-05485 Rev. \*P Page 13 of 20



# **Package Diagrams**

Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45 Package Outline, 51-85081




51-85081 \*E



# Package Diagrams (continued)

Figure 12. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32 Package Outline, 51-85094




51-85094 \*G



# Package Diagrams (continued)

Figure 13. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32R Package Outline, 51-85056



51-85056 \*G



# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
SOIC	Small Outline Integrated Circuit
STSOP	Small Thin Small Outline Package
TSOP	Thin Small Outline Package
WE	Write Enable

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			

Document Number: 38-05485 Rev. \*P Page 17 of 20



# **Document History Page**

Document Title: CY62128E MoBL <sup>®</sup> , 1-Mbit (128 K × 8) Static RAM Document Number: 38-05485					
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change	
**	203120	See ECN	AJU	New data sheet	
*A	299472	See ECN	SYT	Converted from Advance Information to Preliminary Changed t <sub>OHA</sub> from 6 ns to 10 ns for both 35 ns and 45 ns, respectively Changed t <sub>DOE</sub> from 15 ns to 18 ns for 35 ns speed bin Changed t <sub>HZOE</sub> , t <sub>HZWE</sub> from 12 and 15 ns to 15 and 18 ns for the 35 and 45 speed bins, respectively Changed t <sub>HZCE</sub> from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns spe bins, respectively Changed t <sub>SCE</sub> from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns spe bins, respectively Changed t <sub>SD</sub> from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns spe bins, respectively Changed t <sub>SD</sub> from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns spe bins, respectively Added Pb-free package information Added footnote #9 Changed operating range for SOIC package from Commercial to Industri Modified signal transition time from 5 ns to 3 ns in footnote #11	
*B	461631	See ECN	NXR	Changed max of $I_{SB1}$ , $I_{SB2}$ and $I_{CCDR}$ from 1.0 $\mu$ A to 1.5 $\mu$ A  Converted from Preliminary to Final Included Automotive Range and 55 ns speed bin Removed 35 ns speed bin Removed "L" version of CY62128E Removed Reverse TSOP I package from Product offering Changed $I_{CC}$ (Typ) from 8 mA to 11 mA and $I_{CC}$ (max) from 12 mA to 16 mA f = $f_{max}$ Changed $I_{CC}$ (max) from 1.5 mA to 2.0 mA for f = 1 MHz Removed $I_{SB1}$ DC Specs from Electrical characteristics table Changed $I_{SB2}$ (max) from 1.5 $\mu$ A to 4 $\mu$ A Changed $I_{SB2}$ (max) from 0.5 $\mu$ A to 1 $\mu$ A Changed $I_{SB2}$ (max) from 1.5 $\mu$ A to 4 $\mu$ A Changed $I_{CCDR}$ (max) from 1.5 $\mu$ A to 4 $\mu$ A Changed $I_{CCDR}$ (max) from 1.5 $\mu$ A to 4 $\mu$ A Changed $I_{CDCR}$ from 3 to 5 ns Changed $I_{LZCE}$ from 6 to 10 ns Changed $I_{LZCE}$ from 22 to 18 ns Changed $I_{LZCE}$ from 30 to 35 ns Changed $I_{LZWE}$ from 22 to 25 ns Changed $I_{LZWE}$ from 6 to 10 ns Updated the Ordering Information Table	
*C	464721	See ECN	NXR	Updated the Block Diagram on page # 1	
*D	563144	See ECN	AJU	Added footnote 4 on page 2	
*E	1024520	See ECN	VKN	Added Automotive-A information Converted Automotive-E specs to final Added footnote #9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Updated Ordering Information table	
*F	2548575	08/05/08	NXR	Corrected typo error in Ordering Information table	
*G	2934396	06/03/10	VKN	Added footnote #22 related to chip enable Updated package diagrams Updated template	
*H	3113780	12/17/2010	PRAS	Updated Logic Block Diagram. Added Ordering Code Definitions.	



# **Document History Page** (continued)

_	T	Submission	Orig. of	
Rev.	ECN No.	Date	Change	Description of Change
*	3223635	04/12/2011	RAME	Removed V30 value from Ordering Code Definition. Updated Package diagram 51-85056 from *E to *F and 51-85094 *E to *F Added Acronyms and Units of Measure. Updated to new template.
*J	3292276	06/24/2011	RAME	Updated Data Retention Characteristics (Changed the conditions and minimum value of t <sub>R</sub> parameter). Updated to new template.
*K	4018425	06/03/2013	MEMJ	Updated Functional Description.
				Updated Electrical Characteristics: Added one more Test Condition " $V_{CC}$ = 5.5 V, $I_{OH}$ = -0.1 mA" for $V_{OH}$ parameter and added maximum value corresponding to that Test Condition Added Note 8 and referred the same note in maximum value for $V_{OH}$ parameter corresponding to Test Condition " $V_{CC}$ = 5.5 V, $I_{OH}$ = -0.1 mA".
				Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *E.
				Completing Sunset Review.
*L	4410948	06/17/2014	VINI	Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle".
				Updated Switching Waveforms: Added Note 34 and referred the same note in Figure 10.
				Updated Package Diagrams: spec 51-85094 – Changed revision from *F to *G.
				spec 51-85056 – Changed revision from *F to *G.
				Updated to new template.
				Completing Sunset Review.
*M	4478332	08/19/2014	BMAH	Updated Truth Table: Fixed typo (Replaced WE with WE and OE with OE in the header row).
*N	4581542	11/27/2014	VINI	Updated Functional Description: Added "For a complete list of related resources, click here." at the end.
				Updated Maximum Ratings: Referred Notes 4, 5 in "Supply voltage to ground potential".
*0	4797476	06/15/2015	VINI	Updated to new template. Completing Sunset Review.
*P	5726469	05/04/2017	AESATMP7	Updated Cypress Logo and Copyright.

Document Number: 38-05485 Rev. \*P Page 19 of 20



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers

Interface
Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP| PSoC 6

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.