

# Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.053		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
			6.5	8.0		V <sub>GS</sub> = 10V, I <sub>D</sub> = 42A ③
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			11	mΩ	$V_{GS} = 5.0V, I_D = 34A$ ③
				12		$V_{GS} = 4.5V, I_D = 21A \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
$V_{GS(th)}$	Gate Threshold Voltage	1.0		3.0	٧	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Trans conductance	89			S	$V_{DS} = 25V, I_D = 42A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20		$V_{DS} = 55V, V_{GS} = 0V$
				250		$V_{DS} = 55V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			200	<b>~</b> Λ	V <sub>GS</sub> = 16V
I <sub>GSS</sub>				-200	nA	V <sub>GS</sub> = -16V

## Dynamic Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

		•			
$Q_g$	Total Gate Charge	 44	66		I <sub>D</sub> = 42A
$Q_{gs}$	Gate-to-Source Charge	 13		nC	$V_{DS} = 44V$
$Q_{gd}$	Gate-to-Drain Charge	 22			V <sub>GS</sub> = 5.0V ③
$t_{d(on)}$	Turn-On Delay Time	 17			$V_{DD} = 28V$
t <sub>r</sub>	Rise Time	 150		no	I <sub>D</sub> = 42A
$t_{d(off)}$	Turn-Off Delay Time	 33		ns	$R_G = 4.2\Omega$
t <sub>f</sub>	Fall Time	 70			V <sub>GS</sub> = 5.0V3
L <sub>D</sub>	Internal Drain Inductance	 4.5		nH	Between lead, 6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance	 7.5			from package and center of die contact:
$C_{iss}$	Input Capacitance	 2900			$V_{GS} = 0V$
Coss	Output Capacitance	 420			$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	 230		pF	f = 1.0MHz
Coss	Output Capacitance	 1550		PΓ	$V_{GS} = 0V$ , $V_{DS} = 1.0V$ $f = 1.0MHz$
Coss	Output Capacitance	 320			$V_{GS} = 0V$ , $V_{DS} = 44V$ $f = 1.0MHz$
Coss eff.	Effective Output Capacitance	 500			$V_{GS}$ = 0V, $V_{DS}$ = 0V to 44V $\oplus$


## **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			42		MOSFET symbol
	(Body Diode)					showing the
ı	Pulsed Source Current		360	A	integral reverse	
I <sub>SM</sub>	(Body Diode) ①			300		p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 42A, V_{GS} = 0V$ ③
t <sub>rr</sub>	Reverse Recovery Time		21	42	ns	$T_J = 25^{\circ}C$ , $I_F = 42A$ , $V_{DD} = 28V$
Q <sub>rr</sub>	Reverse Recovery Charge		14	28	nC	di/dt = 100A/µs ③
ton	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $\odot$  Limited by  $T_{Jmax}$ , starting  $T_J$  = 25°C, L = 0.12mH,  $R_G$  = 25 $\Omega$ ,  $I_{AS}$  = 42A,  $V_{GS}$  =10V. Part not recommended for use above this value.
- $\odot$  C<sub>oss</sub> eff. is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>
- © Limited by T<sub>Jmax</sub>, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- © This value determined from sample failure population, starting  $T_J = 25$ °C, L = 0.12mH,  $R_G = 25\Omega$ ,  $I_{AS} = 42A$ ,  $V_{GS} = 10V$ .
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994






TOP  $\frac{VGS}{10V}$   $\frac{10V}{8.0V}$   $\frac{8.0V}{4.5V}$   $\frac{4.5V}{3.5V}$   $\frac{3.5V}{3.5V}$   $\frac{3.5V}{3.5V}$   $\frac{3.5V}{4.5V}$   $\frac{3.5V}{3.5V}$   $\frac{3.5V}{4.5V}$   $\frac{3.5V}{3.5V}$   $\frac{3.5V}{4.5V}$   $\frac{3.5V}{3.5V}$   $\frac{3.5V}{4.5V}$   $\frac{3.5V}{4.5$ 


1000

Fig. 1 Typical Output Characteristics

Fig. 2 Typical Output Characteristics









**Fig. 4** Typical Forward Trans conductance Vs. Drain Current





**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode Forward Voltage






Fig 8. Maximum Safe Operating Area







**Fig 9.** Maximum Drain Current Vs. Case Temperature

**Fig 10.** Normalized On-Resistance Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit



**Fig 12c.** Maximum Avalanche Energy vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature

2015-12-14







Fig 15. Typical Avalanche Current Vs. Pulse width



**Fig 16.** Maximum Avalanche Energy Vs. Temperature

### Notes on Repetitive Avalanche Curves, Figures 15, 16:

# (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption:
   Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>imax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 15, 16).

tav = Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms


Downloaded from Arrow.com.




# D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- A- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.— SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- Limited Dimension D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- ♠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y M	DIMENSIONS				
B	MILLIM	ETERS	INC	INCHES	
L	MIN.	MAX.	MIN.	MAX.	O T E S
Α	2.18	2.39	.086	.094	
A1	-	0.13	-	.005	
b	0.64	0.89	.025	.035	
ь1	0.65	0.79	.025	.031	7
b2	0.76	1.14	.030	.045	
b3	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	6
D1	5.21	-	.205	-	4
Ε	6.35	6.73	.250	.265	6
E1	4.32	-	.170	-	4
е	2.29	BSC	.090	BSC	
Н	9.40	10.41	.370	.410	
L	1.40	1.78	.055	.070	
L1	2.74	BSC	.108	REF.	
L2	0.51	BSC	.020 BSC		
L3	0.89	1.27	.035	.050	4
L4	-	1.02	-	.040	
L5	1.14	1.52	.045	.060	3
ø	0,	10°	0,	10°	
ø1	0,	15*	0,	15*	
ø2	25*	35°	25*	35°	

#### LEAD ASSIGNMENTS


#### **HEXFET**

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN
- 4. DIVAII

#### IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR


## D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




# D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))



### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



# NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



### **Qualification Information**

	ion inioniation							
		Automotive						
		(per AEC-Q101)						
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.						
Moisture Sensitivity Level		D-Pak MSL1						
	Machine Madel	Class M4 (+/- 425V) <sup>†</sup>						
ESD	Machine Model	AEC-Q101-002						
	Lluman Dady Madal	Class H1C (+/-2000V) †						
	Human Body Model	AEC-Q101-001						
	Charged Davies Madel	Class C5 (+/-1125V) <sup>†</sup>						
	Charged Device Model	AEC-Q101-005						
RoHS Compliant		Yes						

<sup>†</sup> Highest passing voltage.

### **Revision History**

Date	Comments		
	Updated datasheet with corporate template		
12/14/2015	Corrected ordering table on page 1.		
	<ul> <li>Corrected typo R<sub>θJA</sub> (PCB mount) from "40°C/W" to "50°C/W" on page 1.</li> </ul>		

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<a href="https://www.infineon.com">www.infineon.com</a>).

## **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

11