


The AT28C64B is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLL-ING of I/O₇. Once the end of a write cycle has been detected, a new access for a read or write can begin. Atmel's AT28C64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

| Temperature Under Bias55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V |
| All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V |
| Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

AT28C64B

Device Operation

READ: The AT28C64B is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the highimpedance state when either \overline{CE} or \overline{OE} is high. This dual line control gives designers flexibility in preventing bus contention in their systems.

BYTE WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C64B allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63 additional bytes. Each successive byte must be loaded within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded, the AT28C64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each WE high to low transition during the page write operation, A6 to A12 must be the same.

The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C64B features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O_7 . Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at any time during the write cycle.

TOGGLE BIT: In addition to DATA Polling, the AT28C64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O_6 toggling between one and zero. Once the write has completed, I/O_6 will stop toggling, and valid data will be read. Toggle bit reading may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT28C64B in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8V (typical), the write function is inhibited; (b) V_{CC} power-on delay – once V_{CC} has reached 3.8V, the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit – holding any one of \overline{OE} low, \overline{CE} high, or \overline{WE} high inhibits write cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C64B. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C64B is shipped from Atmel with SDP disabled.

SDP is enabled by the user issuing a series of three write commands in which three specific bytes of data are written to three specific addresses (refer to the "Software Data Protection Algorithm" diagram in this datasheet). After writing the 3-byte command sequence and waiting t_{WC} , the entire AT28C64B will be protected against inadvertent writes. It should be noted that even after SDP is enabled, the user may still perform a byte or page write to the AT28C64B by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP remains active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP protects the AT28C64B during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not actually written into the device; their addresses may still be written with user data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device. However, for the duration of t_{WC} , read operations will effectively be polling operations.

DEVICE IDENTIFICATION: An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 1FCOH to 1FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.



<u>AÎMEL</u>

DC and AC Operating Range

| | | AT28C64B-15 | AT28C64B-20 | AT28C64B-25 |
|------------------------------|------|--------------|--------------|--------------|
| Operating | Com. | 0°C - 70°C | 0°C - 70°C | 0°C - 70°C |
| Temperature (Case) | Ind. | -40°C - 85°C | -40°C - 85°C | -40°C - 85°C |
| V _{CC} Power Supply | | 5V ± 10% | 5V ± 10% | $5V\pm10\%$ |

Operating Modes

| Mode | CE | ŌE | WE | I/O |
|-----------------------|-----------------|-------------------------------|-----------------|------------------|
| Read | V _{IL} | V _{IL} | V _{IH} | D _{OUT} |
| Write ⁽²⁾ | V _{IL} | V _{IH} | V _{IL} | D _{IN} |
| Standby/Write Inhibit | V _{IH} | X ⁽¹⁾ | X | High Z |
| Write Inhibit | Х | Х | V _{IH} | |
| Write Inhibit | Х | V _{IL} | Х | |
| Output Disable | Х | V _{IH} | Х | High Z |
| Chip Erase | V _{IL} | V _H ⁽³⁾ | V _{IL} | High Z |

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to the "AC Write Waveforms" diagrams in this datasheet.

3. $V_{\rm H} = 12.0V \pm 0.5V$.

DC Characteristics

| Symbol | Parameter | Condition | Min | Max | Units |
|------------------|--------------------------------------|---|-----|------|-------|
| I _{LI} | Input Load Current | $V_{IN} = 0V$ to $V_{CC} + 1V$ | | 10 | μA |
| I _{LO} | Output Leakage Current | $V_{I/O} = 0V$ to V_{CC} | | 10 | μA |
| I _{SB1} | V _{CC} Standby Current CMOS | $\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$ Com., Ind. | | 100 | μΑ |
| I _{SB2} | V _{CC} Standby Current TTL | $\overline{CE} = 2.0V$ to $V_{CC} + 1V$ | | 2 | mA |
| I _{CC} | V _{CC} Active Current | f = 5 MHz; I _{OUT} = 0 mA | | 40 | mA |
| V _{IL} | Input Low Voltage | | | 0.8 | V |
| V _{IH} | Input High Voltage | | 2.0 | | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.1 mA | | 0.40 | V |
| V _{OH} | Output High Voltage | I _{OH} = -400 μA | 2.4 | | V |


AT28C64B

AT28C64B

AC Read Characteristics


| | | AT28C64B-15 AT28C64B-20 | | AT28C | | | | |
|--------------------------------|---|-------------------------|-----|-------|-----|-----|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Units |
| t _{ACC} | Address to Output Delay | | 150 | | 200 | | 250 | ns |
| $t_{CE}^{(1)}$ | CE to Output Delay | | 150 | | 200 | | 250 | ns |
| t _{OE} ⁽²⁾ | OE to Output Delay | 0 | 70 | 0 | 80 | 0 | 100 | ns |
| $t_{DF}^{(3)(4)}$ | \overline{CE} or \overline{OE} to Output Float | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| t _{OH} | Output Hold from OE, CE or Address, whichever occurred first | 0 | | 0 | | 0 | | ns |


AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾



- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level





Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

| Symbol | Тур | Мах | Units | Conditions |
|------------------|-----|-----|-------|----------------|
| C _{IN} | 4 | 6 | pF | $V_{IN} = 0V$ |
| C _{OUT} | 8 | 12 | pF | $V_{OUT} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.






AC Write Characteristics


| Symbol | Parameter | Min | Мах | Units |
|------------------------------------|--|-----|-----|-------|
| t _{AS} , t _{OES} | Address, OE Setup Time | 0 | | ns |
| t _{AH} | Address Hold Time | 50 | | ns |
| t _{CS} | Chip Select Setup Time | 0 | | ns |
| t _{CH} | Chip Select Hold Time | 0 | | ns |
| t _{WP} | Write Pulse Width (\overline{WE} or \overline{CE}) | 100 | | ns |
| t _{DS} | Data Setup Time | 50 | | ns |
| t _{DH} , t _{OEH} | Data, OE Hold Time | 0 | | ns |

AC Write Waveforms

WE Controlled




CE Controlled



Page Mode Characteristics

| Symbol | Parameter | Min | Мах | Units |
|------------------|--|-----|-----|-------|
| t _{WC} | Write Cycle Time | | 10 | ms |
| t _{wc} | Write Cycle Time (option available; contact Atmel sales office for ordering part number) | 0 | 2 | ms |
| t _{AS} | Address Setup Time | 0 | | ns |
| t _{AH} | Address Hold Time | | | ns |
| t _{DS} | Data Setup Time | 50 | | ns |
| t _{DH} | Data Hold Time | 0 | | ns |
| t _{WP} | Write Pulse Width | 100 | | ns |
| t _{BLC} | Byte Load Cycle Time | | 150 | μs |
| t _{WPH} | Write Pulse Width High | 50 | | ns |


Page Mode Write Waveforms⁽¹⁾⁽²⁾



Notes: 1. A6 through A12 must specify the same page address during each high to low transition of $\overline{\text{WE}}$ (or $\overline{\text{CE}}$).

2. $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.

Chip Erase Waveforms



$$\begin{split} t_{S} &= t_{H} = 1 \ \mu \text{sec (min.)} \\ t_{W} &= 10 \ \text{msec (min.)} \\ V_{H} &= 12.0 \pm 0.5 V \end{split}$$





Software Data Protection

ANY ADDRESS⁽⁴⁾


¥

LOAD LAST BYTE

то LAST ADDRESS

Disable Algorithm⁽¹⁾


Software Data Protection Enable Algorithm⁽¹⁾



- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.

1.

Software Protected Write Cycle Waveforms⁽¹⁾⁽²⁾



- A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software Notes: 1. code has been entered.
 - \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low. 2.

AT28C64B

8

AT28C64B


Data Polling Characteristics⁽¹⁾

| Symbol | Parameter | Min | Тур | Мах | Units |
|------------------|-----------------------------------|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 0 | | | ns |
| t _{OEH} | OE Hold Time | 0 | | | ns |
| t _{OE} | OE to Output Delay ⁽²⁾ | | | | ns |
| t _{WR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics".

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Units |
|-------------------|-----------------------------------|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | | ns |
| t _{OEH} | OE Hold Time | 10 | | | ns |
| t _{OE} | OE to Output Delay ⁽²⁾ | | | | ns |
| t _{OEHP} | OE High Pulse | 150 | | | ns |
| t _{WR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics".


Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




- Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.
 - 2. Beginning and ending state of I/O6 will vary.
 - 3. Any address location may be used but the address should not vary.










NORMALIZED SUPPLY CURRENT vs.





| Ordering | Information ⁽¹⁾ |
|----------|----------------------------|
|----------|----------------------------|

| t _{ACC} | I _{cc} | (mA) | | | |
|------------------|-----------------|---------|---------------|---------|------------------------|
| (ns) | Active | Standby | Ordering Code | Package | Operation Range |
| 150 | 40 | 0.1 | AT28C64B-15JC | 32J | Commercial |
| | | | AT28C64B-15PC | 28P6 | (0°C to 70°C) |
| | | | AT28C64B-15SC | 28S | |
| | | | AT28C64B-15TC | 28T | |
| | | | AT28C64B-15JI | 32J | Industrial |
| | | | AT28C64B-15PI | 28P6 | (-40°C to 85°C) |
| | | | AT28C64B-15SI | 28S | |
| | | | AT28C64B-15TI | 28T | |
| 200 | 40 | 0.1 | AT28C64B-20JC | 32J | Commercial |
| | | | AT28C64B-20PC | 28P6 | (0°C to 70°C) |
| | | | AT28C64B-20SC | 28S | |
| | | | AT28C64B-20TC | 28T | |
| | | | AT28C64B-20JI | 32J | Industrial |
| | | | AT28C64B-20PI | 28P6 | (-40°C to 85°C) |
| | | | AT28C64B-20SI | 28S | |
| | | | AT28C64B-20TI | 28T | |
| 250 | 40 | 0.1 | AT28C64B-25JC | 32J | Commercial |
| | | | AT28C64B-25PC | 28P6 | (0°C to 70°C) |
| | | | AT28C64B-25SC | 28S | |
| | | | AT28C64B-25TC | 28T | |
| | | | AT28C64B-25JI | 32J | Industrial |
| | | | AT28C64B-25PI | 28P6 | (-40°C to 85°C) |
| | | | AT28C64B-25SI | 28S | |
| | | | AT28C64B-25TI | 28T | |

Note: 1. See "Valid Part Numbers" table below.

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

| Device Numbers | Speed | Package and Temperature Combinations |
|----------------|-------|--------------------------------------|
| AT28C64B | 15 | JC, JI, PC, PI, SC, SI, TC, TI |
| AT28C64B | 20 | JC, JI, PC, PI, SC, SI, TC, TI |
| AT28C64B | 25 | JC, JI, PC, PI, SC, SI, TC, TI |
| AT28C64B | _ | W |

Die Products


Reference Section: Parallel EEPROM Die Products

| Package Type | | |
|--------------|--|--|
| 32J | 32-lead, Plastic J-leaded Chip Carrier (PLCC) | |
| 28P6 | 28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) | |
| 28S | 28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) | |
| 28T | 28-lead, Plastic Thin Small Outline Package (TSOP) | |
| W | Die | |





Packaging Information



Downloaded from Arrow.com.

12



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

