


Table of Contents

1. Pin Descriptions and Pinouts	3
2. Absolute Maximum Ratings*	3
3. Block Diagram	4
4. Pin Description	5
5. Memory Organization	6
5.1 Pin Capacitance	6
5.2 DC Characteristics	6
5.3 AC Characteristics	7
6. Device Operation	8
7. Device Addressing	11
8. Write Operations	12
9. Read Operations	13
9.1 Power Recommendation	14
10. Ordering Information	15
10.1 Ordering Code Details	15
10.2 Ordering Code Information	16
10.2.1 Automotive Grade 1, $V_{CC} = 2.5V$ to $5.5V$	16
10.2.2 Automotive Grade 3, $V_{CC} = 1.7V$ to $5.5V$	16
10.2.3 Legacy Ordering Code Information (Not Recommended for New Designs, NRND)	16
10.3 Product Marking	17
11. Packaging Information	18
11.1 8S1 — 8-lead JEDEC SOIC	18
11.2 8X — 8-lead TSSOP	19
11.3 8MA2 — 8-pad UDFN	20
12. Revision History	21

1. Pin Descriptions and Pinouts

Table 1-1. Pin Configurations

Pin Name	Function
NC	No Connect
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
GND	Ground
V _{CC}	Power Supply



Note: Drawings are not to scale.


2. Absolute Maximum Ratings*

Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on any pin with respect to ground	-1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0mA

*Notice: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3. Block Diagram

Figure 3-1. Block Diagram



4. Pin Description

Serial Clock (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

Serial Data (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

Device/Page Addresses (A_2 , A_1 , A_0): I²C signals A_0 , A_1 , and A_2 (device package pins 1, 2, and 3) are no connects. AT24C16C does not use the device address pins, which limits the number of devices on a single bus to one.

Write Protect (WP): AT24C16C has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the WP pin is connected to V_{CC} , the write protection feature is enabled and operates as shown in the following table. If WP is left floating, it will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is < 3pF. If coupling is > 3pF, Atmel recommends connecting the pin to GND.

Table 4-1. Write Protect

WP Pin Status	Part of the Array Protected
At V_{CC}	Full (16K) Array
At GND	Normal Read/Write Operations

5. Memory Organization

AT24C16C, 16K Serial EEPROM: Internally organized with 128 pages of 16 bytes each, the 16K requires an 11-bit data Word Address for random word addressing.

5.1 Pin Capacitance

Table 5-1. Pin Capacitance⁽¹⁾

Symbol	Test Condition	Max	Units	Conditions
$C_{I/O}$	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C_{IN}	Input Capacitance (SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

5.2 DC Characteristics

Table 5-2. DC Characteristics

Applicable over recommended operating range from: $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $V_{CC1} = 2.5V$ to $5.5V$ and $T_{A2} = -40^{\circ}C$ to $105^{\circ}C$, $V_{CC2} = 1.7V$ to $5.5V$ unless otherwise noted or restricted by grade.

Symbol	Parameter	Test Condition		Min	Typ	Max	Units
V _{CC1}	Supply Voltage	Grade 1		2.5		5.5	V
V _{CC2}		Grade 2 ⁽²⁾ and 3		1.7		5.5	
I _{CC}	Supply Current	V _{CC} = 5.0V	Read at 400kHz		0.4	1.0	mA
I _{CC}		V _{CC} = 5.0V	Write at 400kHz		2.0	3.0	
I _{SB1}	Standby Current	V _{CC} = 1.7V	V _{IN} = V _{CC} or V _{SS}		0.1	3.0	μA
I _{SB2}		V _{CC} = 2.5V			1.6	4.0	
I _{SB3}		V _{CC} = 5.0V			4.0	6.0	
I _{LI}	Input Leakage Current	V _{IN} = V _{CC} or V _{SS}			0.10	3.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = V _{CC} or V _{SS}			0.05	3.0	
V _{IL}	Input Low Level ⁽¹⁾			-0.6		V _{CC} x 0.3	V
V _{IH}				V _{CC} x 0.7		V _{CC} + 0.5	
V _{OL1}	Output Low-voltage	V _{CC} = 2.5V	I _{OL} = 2.1mA			0.4	V
V _{OL2}		V _{CC} = 1.7V	I _{OL} = 0.15mA			0.2	

Notes: 1. V_{IL} min and V_{IH} max are reference only and are not tested.
2. Contact Sales for Grade 2 Availability

5.3 AC Characteristics

Table 5-3. AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = +1.7\text{V}$ to $+5.5\text{V}$, $CL = 1$ TTL Gate and 100pF unless otherwise noted or restricted by grade. Test conditions are listed in [Note 3](#).


Symbol	Parameter	Min	Max	Min	Max	Units
f_{SCL}	Clock Frequency, SCL		100		400	kHz
t_{LOW}	Clock Pulse Width Low	4.7		1.2		μs
t_{HIGH}	Clock Pulse Width High	4		0.6		μs
t_I	Noise Suppression Time ⁽¹⁾		100		50	ns
t_{AA}	Clock Low to Data Out Valid		4.5	0.1	0.9	μs
t_{BUF}	Time the bus must be free before a new transmission can start ⁽²⁾	4.7		1.2		μs
$t_{HD.STA}$	Start Hold Time	4		0.6		μs
$t_{SU.STA}$	Start Set-up Time	4.7		0.6		μs
$t_{HD.DAT}$	Data In Hold Time	0		0		μs
$t_{SU.DAT}$	Data In Set-up Time	200		100		ns
t_R	Inputs Rise Time ⁽²⁾		1,000		300	ns
t_F	Inputs Fall Time ⁽²⁾		300		300	ns
$t_{SU.STO}$	Stop Set-up Time	4.7		0.6		μs
t_{DH}	Data Out Hold Time	100		50		ns
t_{WR}	Write Cycle Time	5			5	ms
Endurance ⁽¹⁾	5.0V, 25°C , Page Mode	1,000,000		1,000,000		Write Cycles

- Notes:
1. This parameter is characterized and is not 100% tested ($T_A = 25^{\circ}\text{C}$).
 2. This parameter is characterized.
 3. AC measurement conditions:
 - R_L (connects to V_{CC}): $1.3\text{k}\Omega$ (2.5V, 5.5V), $10\text{k}\Omega$ (1.7V)
 - Input pulse voltages: $0.3V_{CC}$ to $0.7V_{CC}$
 - Input rise and fall times: $\leq 50\text{ns}$
 - Input and output timing reference voltages: $0.5 \times V_{CC}$

6. Device Operation

Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a Start or Stop condition as defined below.


Figure 6-1. Data Validity



Start Condition: A high-to-low transition of SDA with SCL high is a Start condition which must precede any other command.


Stop Condition: A low-to-high transition of SDA with SCL high is a Stop condition. After a read sequence, the Stop condition will place the EEPROM in a standby power mode.

Figure 6-2. Start and Stop Definition



Acknowledge: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

Figure 6-3. Output Acknowledge



Standby Mode: AT24C16C features a low-power standby mode which is enabled:

- Upon power-up.
- After the receipt of the Stop condition and the completion of any internal operations.

Memory Reset: After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by following these steps:

1. Clock up to nine cycles,
2. Look for SDA high in each cycle while SCL is high,
3. Create a Start condition followed by Stop Condition as shown below.

The device should be ready for the next communication after the above steps have been completed. In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device.

Figure 6-4. Memory Reset




Figure 6-5. Bus Timing

SCL: Serial Clock, SDA: Serial Data I/O





Figure 6-6. Write Cycle Timing

SCL: Serial Clock, SDA: Serial Data I/O



Note: 1. The length of the self timed write cycle, or t_{wr} , is defined as the amount of time from the Stop condition that begins the internal write operation, to the Start condition of the first Device Address byte sent to the device that it subsequently responds to with an ACK.

7. Device Addressing

The 16K EEPROM requires an 8-bit device address word following a Start condition to enable the chip for a read or write operation.

The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The next three bits are used for memory page addressing. These page addressing bits on the 16K devices should be considered the most significant bits of the data Word Address which follows.

The eighth bit of the device address is the Read/Write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the device address meets the requirements listed above, the device will acknowledge with a zero by pulling the SDA signal low. If the comparison is not made, the device will return to a standby state and the SDA signal will float high.


Figure 7-1. Device Address

16K	1	0	1	0	P2	P1	P0	R/W
-----	---	---	---	---	----	----	----	-----

8. Write Operations

Byte Write: A write operation requires an 8-bit data Word Address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a Stop condition. At this time the EEPROM enters an internally timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete.

Figure 8-1. Byte Write




Page Write: The EEPROM is capable of 16-byte page writes.

A Page Write is initiated the same as a Byte Write, but the microcontroller does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the Page Write sequence with a Stop condition.

The data Word Address lower four bits are internally incremented following the receipt of each data word. The higher data Word Address bits are not incremented, retaining the memory page row location. When the Word Address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than sixteen data words are transmitted to the EEPROM, the data Word Address will roll-over and previous data will be overwritten.

Figure 8-2. Page Write



Acknowledge Polling: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a Start condition followed by the device address word. The Read/Write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.

9. Read Operations


Read operations are initiated the same way as write operations with the exception that the Read/Write select bit in the device address word is set to one. There are three read operations:

- Current Address Read
- Random Address Read
- Sequential Read

Current Address Read: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll-over during read is from the last byte of the last memory page to the first byte of the first page. The address roll-over during write is from the last byte of the current page to the first byte of the same page.


Once the device address with the Read/Write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an ACK (no ACK) but does generate a following Stop condition.

Figure 9-1. Current Address Read




Random Read: A Random Read requires a dummy byte write sequence to load in the data Word Address. Once the device address word and data Word Address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another Start condition. The microcontroller now initiates a Current Address Read by sending a device address with the Read/Write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with an ACK (no ACK) but does generate a Stop condition.

Figure 9-2. Random Read



Sequential Read: Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data Word Address and serially clock out sequential data words. When the memory address limit is reached, the data Word Address will roll-over and the Sequential Read will continue. The Sequential Read operation is terminated when the microcontroller does not send an ACK (no ACK), but does generate the Stop condition.

Figure 9-3. Sequential Read



9.1 Power Recommendation


The device internal POR (Power-On Reset) threshold is just below the minimum device operating voltage.

Power shall rise monotonically from 0.0Vdc to full V_{CC} in less than 1ms. Hold at full V_{CC} for at least 100 μ s before the first operation. Power shall drop from full V_{CC} to 0.0Vdc in less than 1ms. Power shall remain off (0.0Vdc) for 0.03ms minimum. Power dropping to a non-zero level and then slowly going to zero is not recommended, but if unavoidable the V_{CC} level supplied to the part must remain below 0.5V for at least 0.1ms to ensure a proper reset.

Please consult Atmel if your power conditions do not meet the above recommendations.

10. Ordering Information

10.1 Ordering Code Details



Note: 1. Contact Sales for Grade 2 Availability

10.2 Ordering Code Information

10.2.1 Automotive Grade 1, $V_{CC} = 2.5V$ to $5.5V$

Atmel Ordering Code	Lead Finish	Package	Delivery Information		Operation Range
			Form	Quantity	
AT24C16C-SSPDGV-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	Automotive Temperature (-40°C to 125°C)
AT24C16C-XPDGV-T		8X		5,000 per Reel	
AT24C16C-MAPDGV-T		8MA2		5,000 per Reel	
AT24C16C-MAPDGV-E				15,000 per Reel	

10.2.2 Automotive Grade 3, $V_{CC} = 1.7V$ to $5.5V$

Atmel Ordering Code	Lead Finish	Package	Delivery Information		Operation Range
			Form	Quantity	
AT24C16C-SS9MGV-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	Automotive Temperature (-40°C to 85°C)
AT24C16C-X9MGV-T		8X		5,000 per Reel	
AT24C16C-MA9MGV-T		8MA2		5,000 per Reel	
AT24C16C-MA9MGV-E				15,000 per Reel	

10.2.3 Legacy Ordering Code Information (Not Recommended for New Designs, NRND)

Atmel Ordering Code	Lead Finish	Package	Delivery Information		Operation Range
			Form	Quantity	
AT24C16C-SSPD-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	Automotive Temperature (-40°C to 125°C)
AT24C16C-XPD-T		8X		5,000 per Reel	

Package Type	
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead, 4.4mm body, Plastic Thin Shrink Small Outline Package (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Ultra Thin, Dual No Lead (UDFN)

10.3 Product Marking

AT24C16C: Automotive Package Marking Information

8-lead SOIC	8-lead TSSOP	8-pad UDFN
		<p>2.0 x 3.0 mm Body</p>
*If not a GV product, then %% would be %@.		

Note 1: ● designates pin 1

Note 2: Package drawings are not to scale


Catalog Number Truncation			
AT24C16C		Truncation Code #####: 16C	
Date Codes			% = Voltages
Y = Year	M = Month	WW = Work Week of Assembly	M: 1.7V minimum D: 2.5V minimum GV: GV Product Variation
6: 2016 0: 2020	A: January	02: Week 2	
7: 2017 1: 2021	B: February	04: Week 4	
8: 2018 2: 2022	
9: 2019 3: 2023	L: December	52: Week 52	
Country of Assembly		Lot Number	\$ = Grade/Lead Finish Material
@ = Country of Assembly		AAA...A = Atmel Lot Number	P: Automotive Grade 1/NiPdAu K: Automotive Grade 2/NiPdAu 9: Automotive Grade 3/NiPdAu
Trace Code			Atmel Truncation
XX = Trace Code (Atmel Lot Numbers Correspond to Code) Example: AA, AB.... YZ, ZZ			AT: Atmel ATM: Atmel ATML: Atmel

4/20/2016


Package Mark Contact: DL-CSO-Assy_eng@atmel.com	TITLE	DRAWING NO.	REV.
	24C16CAM, AT24C16C Automotive Package Marking Information	24C16CAM	D

11. Packaging Information


11.1 8S1 — 8-lead JEDEC SOIC



11.2 8X — 8-lead TSSOP



11.3 8MA2 — 8-pad UDFN



12. Revision History

Doc. Rev.	Date	Comments
8799C	09/2016	Added the Automotive Grade 2 and 3 and UDFN options and table of contents. Updated 8S1 and 8X package drawings, footers, and reorganized the document.
8799B	08/2012	Removed preliminary status. Updated Atmel logos and disclaimer/copy page.
8799A	03/2012	Initial document release

