

Figure 1. AS3410 Feed Forward ANC Block Diagram




Figure 2. AS3430 Feed-Back Block Diagram






Figure 3. AS3400 Feed-Back Block Diagram





Figure 4. AS3400 Feed Forward Block Diagram





Contents


1	General Description	1
2	Key Features	
3	Applications	
4	Pin Assignments	
	4.1 Pin Descriptions	
5	Absolute Maximum Ratings	
	Electrical Characteristics	
	Typical Operating Characteristics	
	Detailed Description	
•	8.1 Audio Line Input	
	8.1.1 Gain Stage	
	8.1.2 Parameter	
	8.2 Microphone Input	
	8.2.1 Gain Stage & Limiter	
	8.2.2 Supply	
	8.2.3 Parameter	14
	8.3 Headphone Output	1!
	8.3.1 Input Multiplexer	1
	8.3.2 No-Pop Function	1
	8.3.3 No-Clip Function	
	8.3.4 Over-Current Protection	
	8.3.5 Parameter	
	8.4 Operational Amplifier	
	8.4.1 Parameter	
	8.5 SYSTEM	
	8.5.1 Power Up/Down Conditions	
	8.5.2 Start-up Sequence	
	8.5.3 Mode Switching	
	8.5.4 Status Indication 8.6 VNEG Charge Pump	
	8.6.1 Parameter	
	8.7 OTP Memory & Internal Registers	
	8.7.1 Register & OTP Memory Configuration	
	8.7.2 OTP Fuse Burning	
	8.8 2-Wire-Serial Control Interface	
	8.8.1 Protocol	
	8.8.2 Parameter	
9	Register Description	2! 2!
	Application Information	38
	Package Drawings and Markings	43
	Ordering Information	47
ı۷	Ordoning information	4



4 Pin Assignments

Note: Pin assignment may change in preliminary data sheets.

Figure 5. Pin Assignments (Top View)





4.1 Pin Descriptions

Note: Pin description may change in preliminary data sheets.

Table 1. Pin Description for AS3400 AS3410 AS3430

D' N		Pin Number		-	B
Pin Name	AS3400	AS3410	AS3430	Туре	Description
IOP1L	-	24	1	ANA IN	Filter OpAmp1 Input Left Channel
QLINL	-	-	2	ANA OUT	Line In GainStage Output Left Channel
QMICL	24	1	3	ANA OUT	MIC GainStage Output Right Channel
AGND	1	2	4	ANA IN	Analog Reference
LINL	2	3	5	ANA IN DIG IN	Line In Left Channel During Appl Trim Mode Write – CSDA During Appl Trim Mode Burn – VNEG
LINR	3	4	6	ANA IN DIG IO	LineIn Right Channel During Appl Trim Mode Write – CSCL During Appl Trim Mode Burn – Clock
VOL_CSDA	4	5	7	MIXED IO	Serial Interface Data ADC Input for volume regulation
MODE_CSCL	5	6	8	DIG IN	Mode Pin (PowerUp/Dn, Monitor) Serial Interface Clock
MICL	6	7	9	ANA IN	Microphone In Left Channel
ILED	-	8	10	ANA OUT	Current Output for on-indication LED
MICS	7	9	11	ANA OUT	Microphone Supply
MICR	8	10	12	ANA IN	Microphone Input Right Channel
QMICR	9	11	13	ANA OUT	MIC GainStage Output Right Channel
QLINR	10	-	14	ANA OUT	Line In GainStage Output Right Channel
IOP1R	11	12	15	ANA IN	FilterOpAmp1 Input Right Channel
QOP1R	12	13	16	ANA IN	Filter OpAmp1 Output Right Channel
IOP2R	13	-	17	ANA IN	Filter OpAmp2 Input Right Channel
QOP2R	14	-	18	ANA OUT	Filter OpAmp2 Output Right Channel
VSS	15	14	19	SUP IN	Core and Periphery Circuit VSS Supply
HPL	16	15	20	ANA OUT	Headphone Output Left Channel
HPVSS	-	-	21	SUP IN	Headphone VSS Supply
HPR	17	16	22	ANA OUT	Headphone Output Right Channel
HPVDD	18	17	23	SUP IN	Headphone VDD Supply
VBAT	19	18	24	SUP IN	VNEG ChargePump Positive Supply
n.c.	-	-	25	-	
CPP	20	19	26	ANA OUT	VNEG ChargePump Flying Capacitor Positive Terminal
GND	21	20	27	GND	VNEG ChargePump Negative Supply
CPN	22	21	28	ANA OUT	VNEG ChargePump Flying Capacitor Negative Terminal
VNEG	23	22	29	SUP IO	VNEG ChargePump Output



Table 1. Pin Description for AS3400 AS3410 AS3430

Pin Name	Pin Number			Tuno	Description	
Pili Naille	AS3400	AS3410	AS3430	Туре	Description	
QOP2L	-	-	30	ANA OUT Filter OpAmp2 Output Left Channel		
IOP2L	-	-	31	ANA IN	Filter OpAmp2 Input Left Channel	
QOP1L	-	23	32	ANA OUT Filter OpAmp1 Output Right Channel		
	25	25	33		Exposed Pad: connect to VNEG or leave it unconnected	



5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 9 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device should be operated under recommended operating conditions.

Table 2. Absolute Maximum Ratings

Parameter	Min	Max	Units	Comments
Reference Ground				Defined as in GND
Supply terminals	-0.5	2.0	V	Applicable for pin VBAT, HPVDD
Ground terminals	-0.5	0.5	V	Applicable for pins AGND
Negative terminals	-2.0	0.5	V	Applicable for pins VNEG, VSS, HPVSS
Voltage difference at VSS terminals	-0.5	0.5	V	Applicable for pins VSS, HPVSS
Pins with protection to VBAT	VNEG -0.5	5.0 VBAT+0.5	V	Applicable for pins CPP, CPN
Pins with protection to HPVDD	VSS -0.5	5.0 HPVDD+0.5	V	Applicable for pins LINL/R, MICL/R, ILED, HPR, HPL, QMICL/R, QLINL/R, IOPx, QOPx
other pins	VSS -0.5	5		Applicable for pins MICS, VOL_CSDA, MODE_CSCL
Input Current (latch-up immunity)	-100	100	mA	Norm: JEDEC 17
Continuous Power Dissipation (T _A = +70°C)				
Continuous Power Dissipation	-	200	mW	PT ¹ for QFN16/24/32 package
Electrostatic Discharge				
Electrostatic Discharge HBM		+/-2	kV	Norm: JEDEC JESD22-A114C
Temperature Ranges and Storage Condition	S		•	
Junction Temperature		+110	°C	
Storage Temperature Range	-55	+125	°C	
Humidity non-condensing	5	85	%	
Moisture Sensitive Level		3		Represents a max. floor life time of 168h
Package Body Temperature		260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/ JEDEC J-STD-020"Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices".

^{1.} Depending on actual PCB layout and PCB used



6 Electrical Characteristics

 $VBAT = 1.0V \ to \ 1.8V, \ T_A = -20^{\circ}C \ to \ +85^{\circ}C. \ Typical \ values \ are \ at \ VBAT = 1.5V, \ T_A = +25^{\circ}C, \ unless \ otherwise \ specified.$

Table 3. Electrical Characteristics

Symbol	Parameter	Condition	Min	Max	Unit
TA	Ambient Temperature Range		-20	+85	°C
Supply Voltag	jes				
GND	Reference Ground		0	0	V
VBAT,	Battery Supply Voltage	normal operation with MODE pin high	1.0	1.8	V
HPVDD	Ballery Supply Vollage	Two wire interface operation	1.4	1.8	V
VNEG	ChargePump Voltage		-1.8	-0.7	V
VSS	Analog neg. Supply Voltages HPVSS, VSS, VNEG		-1.8	-0.7	V
V _{DELTA} -	Difference of Ground Supplies GND, AGND	To achieve good performance, the negative supply terminals should be connected to low impedance ground plane.	-0.1	0.1	V
V _{DELTA}	Difference of Negative Supplies VSS, VNEG, HPVSS	Charge pump output or external supply	-0.1	0.1	V
V _{DELTA} +	Difference of Positive Supplies	VBAT-HPVDD	-0.25	0.25	V
Other pins					
V _{MICS}	Microphone Supply Voltage	MICS	0	3.6	V
V _{HPVDD}	Pins with diode to HPVDD	MICL/R, ILED, HPR, HPL, QMICL/R, QLINL/ R, IOPx, QOPx	VSS	3.6	V
V_{VBAT}	Pins with diode to VBAT	CPP, CPN	VNEG	VBAT	V
V _{CONTROL}	Control Pins	MODE_CSCL, VOL_CSDA	VSS	3.7	V
V _{TRIM}	Line Input & Application Trim Pins	LINL, LINR	VNEG -0.5 or -1.8	HPVDD +0.5 or 1.8	V


Symbol	Parameter	Condition	Min	Тур	Max	Unit
l	Lookago aurrant	VBAT<0.8V			20	μA
l _{leak}	Leakage current	VBAT<0.6V			10	μΑ
Block Power	Requirements @ 1.5V VBAT					
I _{SYS}	Reference supply current	Bias generation, oscillator, ILED current sink, ADC6		0.25		mA
I _{LIN}	LineIn gain stage current	no signal, stereo		0.64		mA
I _{MIC}	Mic gain stage current	no signal, stereo		2.10		mA
I _{HP}	Headphone stage current	no signal		1.70		mA
I _{VNEG}	VNEG charge pump current	no load		0.25		mA
I _{MICS}	MICS charge pump current	no load		0.06		mA
I _{MIN}	Minimal supply current	Sum of all above blocks		5.00		mA
I _{OP1}	OP1 supply current	no load		0.64		mA
I _{OP2}	OP2 supply current	no load		0.64		mA
I _{ILED}	ILED current sink current	100% duty cycle		2.50		mA
I _{MICB}	Microphone bias current	200μA per microphone via charge pump		1.30		mA





7 Typical Operating Characteristics

VBAT = +1.5V, T_A = +25°C, unless otherwise specified.

Figure 6. LIN to HPH: THD+N vs. Output Power











Figure 7. VNEG Charge Pump











Figure 8. Microphone Supply Generation











Figure 9. ILED Current Sink (100% PWM setting)








Figure 10. THD vs. Frequency @ 1.5V, 16Ω , 25mW




Figure 11. Typical Performance Data, FF Configuration





8 Detailed Description

This section provides a detailed description of the device related components.

8.1 Audio Line Input

The chip features one line input. The blocks can work in mono differential or in stereo single ended mode.

In addition to the $12.5-25k\Omega$ input impedance, LineIn has a termination resistor of $10k\Omega$ which is also effective during MUTE to charge eventually given input capacitors.


8.1.1 Gain Stage

The Line In gain stage is designed to have 63 gain steps of 0.75dB with a max gain of 0dB plus MUTE.

In default, the gain will be ramped up from MUTE to 0dB during startup. There is a possibility to make the playback volume user controlled by the VOL pin with an ADC converted VOL voltage or UP/DN buttons.

In monitor mode, the gain stage can be set to an fixed default attenuation level for reducing the loudness of the music.

Figure 12. Line Inputs



8.1.2 Parameter

VBAT=1.5V, T_A= 25°C, unless otherwise specified.

Table 4. Line Input Parameter

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V_{LIN}	Input Signal Level			0.6* VBAT	VBAT	V _{PEAK}
		0dB gain (12.5k // 10k)		5.6		kΩ
R _{LIN}	Input Impedance	-46.5dB gain (25k // 10k)		7.2		kΩ
		MUTE		10		kΩ
Δ_{RLIN}	Input Impedance Tolerance			±30		%
C _{LIN}	Input Capacitance			5		pF
A _{LIN}	Programmable Gain		-46.5		+0	dB
	Gain Steps	Discrete logarithmic gain steps		0.75		dB
	Gain Step Accuracy			0.5		dB
A _{LINMUTE}	Mute Attenuation			100		dB




Table 4. Line Input Parameter (Continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		PotiMode, Tinit=100ms		20		
Δ_{ALIN}	Gain Ramp Rate	ButtonMode, Tinit=400ms		80		ms/step
		MonitorMode		8		
V _{ATTACK}	Limiter Activation Level	HPL/R start of neg. clipping				V _{PEAK}
V _{DECAY}	Limiter Release Level	HPL/R		VNEG +0.3		VPEAK
t _{ATTACK}	Limiter Attack Time			4		μs
t _{DECAY}	Limiter Decay Time			8		ms

8.2 Microphone Input

The AFE offers two microphone inputs and one low noise microphone voltage supply (microphone bias). The inputs can be switched to single ended or differential mode.

Figure 13. Microphone Input



8.2.1 Gain Stage & Limiter

The Mic GainStage has programmable Gain within -6dB...+41.625dB in 128 steps of 0.375dB.

As soft-start function is implemented for an automatic gain ramping implemented with steps of 4ms to fade in the audio at the end of the start-up sequence.

A limiter automatically attenuates high input signals. The AGC has 127 steps with 0.375dB with a dynamic range of the full gain stage.

In monitor mode, the gain stage can be set to an fixed (normally higher) gain level or be controlled by the VOL pin.

8.2.2 Supply

The MICS charge pump is providing a proper microphone supply voltage for the AAA supply. Since AAA batteries are operating down to 1.0V, the direct battery voltage cannot be used for mic-supply. There are 2 modes.

The first mode SWITCH-MODE for 1.8V supply is to have just a switch from VBAT to MICS. With this switch, the microphone current is switched off in idle mode.

The second mode CHAREGPUMP_MODE for AAA batteries is the real charge pump mode, in this mode a positive voltage is generated of about 2* VBAT.

It is also possible to switch off the microphone supply if not needed (e.g. playback without ANC)



8.2.3 Parameter

VBAT=1.5V, T_A = 25°C unless otherwise specified.

Table 5. Microphone Input Parameter

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{MICIN} 0	Input Signal Level	A _{MIC} = 30dB		20		mV_P
V _{MICIN} 1		A _{MIC} = 36dB		10		mV_P
V _{MICIN} 2		A _{MIC} = 42dB		5		mV_P
R _{MICIN}	Input Impedance	MICP to AGND		7.5		kΩ
Δ _{MICIN}	Input Impedance Tolerance			-7 +33		%
C _{MICIN}	Input Capacitance			5		pF
A _{MIC}	Programmable Gain		-6		+41.6	dB
	Gain Steps	Discrete logarithmic gain steps		0.375		dB
	Gain Step Precision			0.15		dB
Δ_{AMIC}	Gain Ramp Rate	Tinit=64ms		4		ms/step
VATTACK	Limiter Activation Level	V _{PEAK} related to VBAT or VNEG		0.67		1
V _{DECAY}	Limiter Release Level	VPEAK related to VBAT OF VINES		0.4		1
A _{MICLIMIT}	Limiter Gain Overdrive	127 @ 0.375dB		41.625		dB
tattack	Limiter Attack Time			5		µs/step
t _{DECAY-DEB}	Limiter Decay Debouncing Time			64		ms
tDECAY	Limiter Decay Time			4		ms/step
V _{MICS}	Microphone Supply Voltage			VBAT*2- 240mV		V
I _{MICSMIN}	Min. Microphone Supply Current	VBAT=+1.0V VNEG=-0.7V MICS=+1.75V		650		μΑ
R _{OUT_CP}	CP Output Resistance			1300		Ω



8.3 Headphone Output

The headphone output is a true ground output using VNEG as negative supply, designed to provide the audio signal with $2x12mW @ 16\Omega-64\Omega$, which are typical values for headphones. It is also capable to operate in bridged mode for higher impedance (e.g. 300Ω) headphone. In this mode the left output is carrying the inverted signal of the right output shown in Figure 15.

Figure 14. Headphone Output Single Ended Mode





Figure 15. Headphone Output Differential Mode



8.3.1 Input Multiplexer

The signal from the line-input gain stage gets summed at the input of the headphone stage with the microphone gain stage output, the first filter opamp output or the second filter opamp output. The microphone gain stage output is used per default. It is also possible to playback without ANC by only using the line-input gain stage with no other signal on the multiplexer.

For the monitor mode, the setting of this input multiplexer can be changed to another source, normally to the microphone.

8.3.2 No-Pop Function

The No-Pop startup of the headphone stage takes 60ms to 120ms dependent on the supply voltage.

8.3.3 No-Clip Function

The headphone output stage gets monitored by comparator stages which detect if the output signal starts to clip.

This signal is used to reduce the LineIn gain to avoid distortion of the output signal. A hystereses avoids jumping between 2 gain steps for a signal with constant amplitude.



8.3.4 Over-Current Protection

The over-current protection has a threshold of 150-200mA and a debouncing time of 8µs. The stage is forced to OFF mode in an over-current situation. After this, the headphone stage tries to power up again every 8ms as long as the over-current situation still exists or the stage is turned off manually.

8.3.5 Parameter

VBAT=1.5V, T_A= 25°C, unless otherwise specified.

Table 6. Headphone Output Parameter


Symbol	Parameter	Condition	Min	Тур	Max	Unit
R _{L_HP}	Load Impedance	Stereo mode	16			Ω
C _{L_HP}	Load Capacitance	Stereo mode			100	pF
		RL=64Ω	12			mW
P _{HP}	Nominal Output Power	RL=32Ω	24			mW
		RL=16Ω	34			mW
P _{SRRHP}	Power Supply Rejection Ratio	200Hz-20kHz, 720mVpp, RL=16Ω		90		dB

8.4 Operational Amplifier

While AS3410 offers only one operational amplifier for feed-forward ANC, AS3400 and AS3430 feature an additional second operational amplifier stage to perform feed-back ANC or any other additional needed filtering.

Both operational amplifiers stages can be activated and used individually. While OP1 stage is always configured as inverting amplifier, OP2 stage can be also switched to a non-inverting mode with an adjustable gain of 0...+10.5dB.

Figure 16. Operational Amplifiers





8.4.1 Parameter

VBAT=1.5V, T_A = 25°C, unless otherwise specified.

Table 7. Headphone Output Parameter

Symbol	Parameter	Condition	Min	Тур	Max	Unit
R _{L_OP}	Load Impedance	Single ended	1			kΩ
C _{L_OP}	Load Capacitance	Single ended			100	pF
GBW _{OP}	Gain Band Width			4.3		MHz
V _{OS_OP}	Offset Voltage				6	mV
V _{EIN_HP}	Equivalent Input Noise	200Hz-20kHz		2.6		μV



8.5 SYSTEM

The system block handles the power up and power down sequencing, as well as, the mode switching.

8.5.1 Power Up/Down Conditions

The chip powers up when one of the following conditions is true:

Table 8. Power UP Conditions

#	Source	Description
1	MODE pin	In stand-alone mode, MODE pin has to be driven high to turn on the device
2	I2C start	In I2C mode, a I2C start condition turns on the device

The chip automatically shuts off if one of the following conditions arises:

Table 9. Power DOWN Conditions

#	Source	Description
1	MODE pin	Power down by driving MODE pin to low
2	SERIF	Power down by SERIF writing 0h to register 20h bit <0>
3	Low Battery	Power down if VBAT is lower than the supervisor off-threshold
4	VNEG CP OVC	Power down if VNEG is higher than the VNEG off-threshold

8.5.2 Start-up Sequence

The start-up sequence depends on the used mode.

In stand-alone mode the sequence runs automatically, in I2C mode the sequence runs till a defined state and waits then for an I2C command. Either the automatic sequence is started by setting the CONT_PWRUP bit in addition to the PWR_HOLD bit. If only the PWR_HOLD is set all enable bits for headphone, microphone, etc have to be set manually.

Figure 17. Stand-Alone Mode Start-Up Sequence







Figure 18. I2C Mode Start-Up Sequence



The total start-up time (inlcuding fade-in of the gain stages) can be reduced from 900ms to 600ms by OTP setting.

8.5.3 Mode Switching

When the chip is in stand-alone mode (no I2C control), the mode can be switched with different levels on the MODE pin.

Table 10. Operation Modes

MODE	MODE pin	Description
OFF	LOW (VSS)	Chip is turned off
ANC	HIGH (VBAT)	Chip is turned on and active noise cancellation is active
MONITOR	VBAT/2	Chip is turned on and monitor mode is active In Monitor mode, a different (normally higher) microphone preamplifier gain can be chosen to get an amplification of the surrounding noise. This volume can be either fixed or be controlled by the VOL input. To get rid of the low pass filtering needed for the noise cancellation, the headphone input multiplexer can be set to a different (normally to MIC) source. In addition, the LineIn gain can be lowered to reduce the loudness of the music currently played back.

In I2C mode, the monitor mode can be activated be setting the corresponding bit in the system register.



8.5.4 Status Indication

AS3410and AS3430 features a on-status information via the current output pin ILED. The current can be controlled in 3 steps and be switched off, by setting the PWM to 0%, 25%, 50% or 100% duty cycle of a 50kHz signal.

If LOW_BAT is active, ILED switches to blinking with 1Hz, 50% duty cycle and 50% current setting.

8.6 VNEG Charge Pump

The VNEG charge pump uses one external 1uF capacitor to generate a negative supply voltage out of the battery input voltage to supply all audio related blocks. This allows a true-ground headphone output with no more need of external dc-decoupling capacitors.

8.6.1 Parameter

VBAT=1.5V, TA= 25°C, unless otherwise specified.

Table 11. Headphone Output Parameter

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{IN}	Input voltage	VBAT	1.0	1.5	1.8	V
V _{OUT}	Output voltage	VNEG	-0.7	-1.5	-1.8	V
C _{EXT}	External flying capacitor			1		μF

8.7 OTP Memory & Internal Registers


The OTP memory consists of OTP register and the OTP fuses. The OTP register can be written as often as wanted but will lose the content on power off. The OTP fuses are intended to store basic chip configurations as well as the microphone gain settings to optimize the ANC performance and get rid of sensitivity variations of different microphones. Burning the fuses can only be done once and is a permanent change, which means the fuses keep the content even if the chip is powered down. This AS3400/10/30 offers 4 register set for storing the microphone gain making it possible to change the gain 3 times for re-calibration or other purposes.

When the chip is controlled by a microcontroller via I2C, the OTP memory don't has to be used.

8.7.1 Register & OTP Memory Configuration

Figure 19 is showing the principal register interaction.

Figure 19. Register Access





Registers 0x8, 0x9, 0xA, 0xB, 0xC and 0x21 have only effect when the corresponding "REG_ON" bit is set, otherwise the chip operates with the OTP Register settings which are loaded from the OTP fuses at every start-up.

All registers settings can be changed several times, but will loose the content on power off. When using the I2C mode, the chip configuration has to be loaded from the microcontroller after every start-up. In stand alone mode the OTP fuses have to be programmed for a permanent change of the chip configuration.

A single OTP cell can be programmed only once. Per default, the cell is "0"; a programmed cell will contain a "1". While it is not possible to reset a programmed bit from "1" to "0", multiple OTP writes are possible, but only additional unprogrammed "0"-bits can be programmed to "1".

Independent of the OTP programming, it is possible to overwrite the OTP register temporarily with an OTP write command at any time. This setting will be cleared and overwritten with the hard programmed OTP settings at each power-up sequence or by a LOAD operation.

The OTP memory can be accessed in the following ways:

LOAD Operation. The LOAD operation reads the OTP fuses and loads the contents into the OTP register. A LOAD operation is automatically executed after each power-on-reset.

WRITE Operation. The WRITE operation allows a temporary modification of the OTP register. It does not program the OTP. This operation can be invoked multiple times and will remain set while the chip is supplied with power and while the OTP register is not modified with another WRITE or LOAD operation.

READ Operation. The READ operation reads the contents of the OTP register, for example to verify a WRITE command or to read the OTP memory after a LOAD command.

BURN Operation. The BURN operation programs the contents of the OTP register permanently into the OTP fuses. Don't use old or nearly empty batteries for burning the fuses.

Attention: If you once burn the OTP_LOCK bit, no further programming, e.g. setting additional "0" to "1", of the OTP can be done.

For production, the OTP_LOCK bit must be set to avoid an unwanted change of the OTP content during the livetime of the product.

8.7.2 OTP Fuse Burning

In most stand alone applications, the I2C pins are not accessible. Burning the fuses can be done by switching the line inputs into a special mode to access the chip by I2C over the line input connections. This allows trimming of the microphone gain with no openings in the final housing and so no influence to the acoustic of the headset.

This mode is called "Application Trimm" mode, or short "APT". (Patent Pending)

During the application trimm mode LINR has to provide the clock, while LINL has to provide the data for the I2C communication.

Please note that the OTP register cannot be accessed directly but have to be enabled before a read or write access. This is independent whether you access the OTP register via the normal I2C pins or in application trimm mode via LINL and LINR. Please refer to the detailed register description to get more information on how the registers can be accessed.

To achieve a proper burning of the fuses, the negative supply has to be buffered by applying an external negative supply during burning. This voltage can also be applied to the LINL terminal. An internal switch is connecting LINL and VNEG during the fuse burning. LINR has to provide the clock for burning the fuses.


The below flow chart shows the principle steps of the OTP burning process. The application trimm mode can only be entered at a specific timing during the start-up sequence.

The device offers the possibility to change microphone gain settings 3 times by using alternative registers. The selection which register set is being used to set the microphone gain is done by the "lock" bits of the corresponding registers.

A more detailed description of the individual steps is available in an application note.



Figure 20. OTP Burning Process



8.8 2-Wire-Serial Control Interface

There is an I2C slave block implemented to have access to 64 byte of setting information.

The I2C address is: Adr_Group8 - audio processors

- 8Eh_write
- 8Fh_read

8.8.1 Protocol

Table 12. 2-Wire Serial Symbol Definition

Symbol	Definition	RW	Note
S	Start condition after stop	R	1 bit
Sr	Repeated start	R	1 bit
DW	Device address for write	R	1000 1110b (8Eh)
DR	Device address for read	R	1000 1111b (8Fh)
WA	Word address	R	8 bit



Table 12. 2-Wire Serial Symbol Definition

Symbol	Definition	RW	Note				
A	Acknowledge	W	1 bit				
N	No Acknowledge	R	1 bit				
reg_data	Register data/write	R	8 bit				
data (n)	Register data/read	W	8 bit				
Р	Stop condition	R	1 bit				
WA++	Increment word address internally	R	during acknowledge				
	AS3400 AS3410 AS3430 (=slave) receives data						
	AS3400 AS3410 AS3430 (=slave) transmits of	data					

Figure 21. Byte Write





Figure 22. Page Write




Byte Write and Page Write formats are used to write data to the slave.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.



Figure 23. Random Read




Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.


In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 24. Sequential Read



Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure 25. Current Address Read




To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.



8.8.2 Parameter

Figure 26. 2-Wire Serial Timing



VBAT >=1.4 V^1 , T_A=25°C, unless otherwise specified.

Table 13. 2-Wire Serial Parameter

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{CSL}	CSCL, CSDA Low Input Level	(max 30%DVDD)	0	-	0.87	٧
V _{CSH}	CSCL, CSDA High Input Level	CSCL, CSDA (min 70%DVDD)	2.03	-	5.5	٧
HYST	CSCL, CSDA Input Hysteresis		200	450	800	mV
V _{OL}	CSDA Low Output Level	at 3mA	-	-	0.4	٧
Tsp	Spike insensitivity		50	100	-	ns
T _H	Clock high time	max. 400kHz clock speed	500			ns
TL	Clock low time	max. 400kHz clock speed	500			ns
T _{SU}		CSDA has to change Tsetup before rising edge of CSCL	250	-	-	ns
T _{HD}		No hold time needed for CSDA relative to rising edge of CSCL	0	-	-	ns
TS		CSDA H hold time relative to CSDA edge for start/stop/rep_start	200	-	-	ns
T _{PD}		CSDA prop delay relative to lowgoing edge of CSCL		50		ns

^{1.} Serial interface operates down to VBAT = 1.0V but with 100kHz clock speed and degraded parameters.



9 Register Description

Table 14. I2C Register Overview

Addr	Name	P2	9q	p2	b4	p3	b2	p1	0q
Audio Registers	pisters								
420-00	reserved								
480	MIC_L	MIC_MODE 0: StereoSingleEnd 1: MonoDiff	MICL_VOL<6:0> Gain from MICL to C	MICL_VOL<6:0> Gain from MICL to QMICL or Mixer = -6dB+41.6dB; 127 steps of 0.375dB	3+41.6dB; 127 step	us of 0.375dB			
99h	MIC_R	MIC_REG_ON 0: use reg 30h & 31h 1: use reg 08h & 09h	MICR_VOL<6:0> Gain from MICR to (MICR_VOL<6:0> Gain from MICR to QMICR or Mixer = -6dB+41.6dB; 127 steps of 0.375dB	B+41.6dB; 127 step	ps of 0.375dB			
0Ah	LINE_IN	LIN_REG_ON 0: use reg 33h and VOL pin 1: use reg 0Ah	LIN_MODE 0: StereoSingleEnd 1: MonoDiff	LIN_VOL<5:0> 0: MUTE; 0x010x3F: Gain from LIN	LIN_VOL<5:0> 0: MUTE; 0x010x3F: Gain from LINR/L to QLINR/L or Mixer = -46.5dB+0dB; 63 steps of 0.75dB	-46.5dB+0dB; 63 steps o	nf 0.75dB		
0Bh	1_90_9	HP_MUX<1:0> 0: MIC; 1: OP1; 2: OP2; 3: open		OP2L<3:0> 0: OP2L inverting mode; 0x10xF: OP2L non invert	OP2L<3:0> 0: OP2L inverting mode; 0: OP2L inverting mode; 0x10xF: OP2L non inverting mode gain = 010.5dB; 15 steps of 0.75dB	3; 15 steps of 0.75dB		OP2L_ON	OP1L_ON
0Ch	GP_OP_R	OP_REG_ON 0: use reg 34h 1: use reg 0Bh & 0Ch	HP_MODE 0: StereoSingleEnd 1: MonoDiff	OP2R<3:0> 0: OP2R inverting mode; 0x10xF: OP2R non inver	OP2R<3:0> 0: OP2R inverting mode; 0x1.0xF: OP2R non inverting mode gain = 010.5dB; 15 steps of 0.75dB	3; 15 steps of 0.75dB		OP2R_ON	OP1R_ON
0Dh-0Fh	reserved								
18h-1Fh	reserved								
System Register	egister								
20h	SYSTEM	Design_Version<3:0> 0100	> 0100			REG3F_ON	MONITOR_ON	CONT_PWRUP	PWR_HOLD
21h	PWR SET	PWR_REG_ON 0:- 1: use reg 21h	ILED<1:0> 0: OFF; 1: 25%; 2: 50%; 3: 100%		HP_ON	MIC_ON	NO ⁻ NI	MICS_CP_ON	MICS_ON
	I		LOW_BAT	PWRUP_ COMPLETE					
22h-2Fh	reserved								•



Table 14. 12C Register Overview

Addr	Name	h7	þĄ	72	P4	h3	h2	14	PO
OTP Register		i	:	:			:		}
10h	ANC_L2	TEST_BIT_5	MICL_VOL_OTP2<6:0> Gain from MICL to QMIC	i:0> MICL or Mixer = MU	TE, -5.625dB+41.6	MICL_VOL_OTP2<6:0> Gain from MICL to QMICL or Mixer = MUTE, -5.625dB+41.6dB; 127 steps of 0.375dB	gp.		
11h	ANC_R2	ALT1_LOCK	MICR_VOL_OTP2<6:0> Gain from MICR to QMIC	3:0> 2MICR or Mixer = MU	JTE, -5.625dB+41.6	MICR_VOL_OTP2<6:0> Gain from MICR to QMICR or Mixer = MUTE, -5.625dB+41.6dB; 127 steps of 0.375dB	5dB		
12h	ANC_L3	TEST_BIT_6	MICL_VOL_OTP3<6:0> Gain from MICL to QMIC	3:0> MICL or Mixer = MU	TE, -5.625dB+41.6	MICL_VOL_OTP3<6:0> Gain from MICL to QMICL or Mixer = MUTE, -5.625dB+41.6dB; 127 steps of 0.375dB	gp.		
13h	ANC_R3	ALT2_LOCK	MICR_VOL_OTP3<6:0> Gain from MICR to QMIC	3:0> 2MICR or Mixer = MU	JTE, -5.625dB+41.6	MICR_VOL_OTP3<6:0> Sain from MICR to QMICR or Mixer = MUTE, -5.625dB+41.6dB; 127 steps of 0.375dB	5dB		
14h	ANC_L4	TEST_BIT_7	MICL_VOL_OTP4<6:0> Gain from MICL to QMIC	::0> !MICL or Mixer = MU	TE, -5.625dB+41.6	MICL_VOL_OTP4<6:0> Gain from MICL to QMICL or Mixer = MUTE, -5.625dB+41.6dB; 127 steps of 0.375dB	gp.		
15h	ANC_R4	ALT3_LOCK	MICR_VOL_OTP4<6:0> Gain from MICR to QMIC	3:0> AMICR or Mixer = ML	JTE, -5.625dB+41.6	MICR_VOL_OTP4<6:0> Gain from MICR to QMICR or Mixer = MUTE, -5.625dB+41.6dB; 127 steps of 0.375dB	2dB		
16h	MICS_CNTR						LowBat + 100mV		
17h	PWRUP	SEQ_LOCK	FAST_START<4:0> 0: ~900ms; 0Eh: ~600ms					LIN_AGC_OFF	MIC_AGC_OFF
30h	ANC_L	TEST_BIT_1	MICL_VOL_OTP<6:0> Gain from MICL to QM	0> !MICL or Mixer = MU	TE, -5.625dB+41.6	MICL_VOL_OTP<6:0> Gain from MICL to QMICL or Mixer = MUTE, -5.625dB+41.6dB; 127 steps of 0.375dB	dB		
31h	ANC_R	TEST_BIT_2	MICR_VOL_OTP<6:0> Gain from MICR to QM	0> 2MICR or Mixer =MU	TE, -5.625dB+41.6	MICR_VOL_OTP<6:0> Gain from MICR to QMICR or Mixer =MUTE, -5.625dB+41.6dB; 127 steps of 0.375dB	idB		
32h	MIC_MON	MON_MODE 0: fixed volume 1: adj. volume	MIC_MON_OTP<6:0> Gain from MICI/R to Q Gain from MICI/R to Q)> QMICL/R or Mixer = QMICL/R or Mixer =	MUTE, -5.625dB+4 MUTE, -5.625dB+4	MIC_MON_OTP<6:0> Gain from MICI/R to QMICL/R or Mixer = MUTE, -5.625dB+41.6dB; 0.375dB steps, if MON_MODE is set to 0 Gain from MICI/R to QMICL/R or Mixer = MUTE, -5.625dB+41.6dB; 0.375dB steps, adjustable by VOL pin if MON_MODE is set to 1	, if MON_MODE is se , adjustable by VOL p	st to 0 oin if MON_MODE is	set to 1
33h	AUDIO_SET	VOL_PIN_OFF	VOL_PIN_ MODE 0: potentiometer 1: up/down button	LIN_MODE_ OTP 0: StereoSingleEnd 1: MonoDiff	MIC_MODE_ OTP 0: StereoSingleEnd 1: MonoDiff	HP_MODE_ OTP 0: StereoSingleEnd 1: MonoDiff	LIN_MON_ATTEN<2:0> 0: no attenuation; 16: LIN_VOL<6:0> shift by -6dB36dB 7: MUTE	2:0> 2:0> 2:0>	
34h	GP_0P	HP_MUX_OTP<1:0> 0: MIC; 1: 0P1; 2: 0P2; 3:-		OP2_OTP<3:0> 0: OP2 inverting mode; 0x10xF: OP2 non inverting	OP2_OTP<3:0> 0: OP2 inverting mode; 0x0xF: OP2 non inverting mode gain = 010.5dB; 15 steps of 0.75dB	15 steps of 0.75dB		OP2_ON_OTP	OP1_ON_OTP
35h	OTP_SYS	MAIN_LOCK 0: write reg 30h 35h 1: lock reg 30h35h	TEST_BIT_3	MON_HP_MUX<1:0> 0: MIC; 1: 0P1; 2: 0P2; 3:-	<(ILED_OTP<1:0> 0: OFF; 1: 25%; 2: 50%; 3: 100%		AICS_CP_OFF	I2C_MODE
3Eh	CONFIG_1					EXTBURNCLK			
3Fh	CONFIG_2			TM34	BURNSW	TM_REG34-35	TM_REG30-33	OTP_MODE<1:0> 0: READ; 1: LOAD; 2: WRITE; 3: BURN	



Table 15. MIC_L Register

	Name			Base	Default	
	MIC_L			2-wire serial 00h		
				Left Microphone Inpu	ut Register	
	Offset: 08h	Configures the register is rese		eft microphone input and defin	es the microphone operation mode. This	
Bit	Bit Name	Default	Access		Bit Description	
7	MIC_MODE	0	R/W	Selects the microphone input 0: single ended stereo mod 1: mono differential mode		
6:0	MICL_VOL<6:0>	000 0000	R/W	Volume settings for left micro 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	phone input, adjustable in 127 steps of	

Table 16. MIC_R Register

	Name			Base	Default
	MIC_R			2-wire serial 00h	
				Right Microphone Inp	ut Register
	Offset: 09h	Configures the POR.	gain for the r	ight microphone input and ena	bles register 08h & 09h. This register is reset at
Bit	Bit Name	Default	Access		Bit Description
7	MIC_REG_ON	0	R/W	Defines which registers are u 0: settings of register 30h a 1: settings of register 08h and	
6:0	MICR_VOL<6:0>	000 0000	R/W	Volume settings for right micr 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	ophone input, adjustable in 127 steps of



Table 17. LINE_IN Register

	Name			Base	Default			
	LINE_IN			2-wire serial 00h				
				Line Input Register				
	Offset: 0Ah	Configures the a 0Ah. This registe			e input operation mode and enables register			
Bit	Bit Name	Default	Access		Bit Description			
7	LIN_REG_ON	0	R/W	Defines which source is used 0: settings of register 33h a 1: register 0Ah is used				
6	LIN_MODE	0	R/W	Selects the line input mode 0: single ended stereo mod 1: mono differential mode	le			
5:0	LIN_VOL<5:0>	00 0000	R/W	Volume settings for line input 00 0000: MUTE 00 0001:-46.5dB gain 00 0010:-45.75dB gain 11 1110:-0.75dB gain 11 1111:.0 dB gain	, adjustable in 63 steps of 0.75dB			

Table 18. GP_OP_L Register

Name				Base	Default	
	GP_OP_L			2-wire serial	00h	
			Le	ft General Purpose Operation	nal Amplifier Register	
	Offset: 0Bh	Enables the left register is reset a		ges, defines opamp 2 mode an	d gain and sets the HP input multiplexer. This	
Bit	Bit Name	Default	Access		Bit Description	
7:6	HP_MUX<1:0>	00	R/W	Multiplexes the analog audio 00: MIC: selects QMICL/R of 01: OP1: selects QOP1L/R of 10:OP2: selects QOP2L/R of 11: open: no signal mixed tog	output utputs	
5:2	OP2L<3:0>	0000	R/W	Mode and volume settings fo 0000: OP2L in inverting mo 0001: 0 dB gain, OP2L in nor 0001: 0.75 dB gain, non inverting: 9.75dB gain, non inverting: 9.75dB gain, non inverting: 0.75 dB gain, n	n inverting mode rting ting	
1	OP2L_ON	0	R/W	Enables left OP 2 0: left OP2 is switched off 1: left OP2 is enabled		
0	OP1L_ON	0	R/W	Enables left OP 1 0: left OP1 is switched off 1: left OP1 is enabled		



Table 19. GP_OP_R Register

Name				Base	Default	
	GP_OP_R			2-wire serial 00h		
			Rig	ht General Purpose Operatio	nal Amplifier Register	
	Offset: 0Ch	Enables the right reset at POR.	opamp sta	ages, defines opamp 2 mode a	nd gain and sets the HP mode. This register is	
Bit	Bit Name	Default	Access		Bit Description	
7	OP_REG_ON	0	R/W	Defines which register is used 0: settings of register 33h a 1: register 0B and 0Ch are us		
6	HP_MODE	0	R/W	Selects the line input mode 0: single ended stereo mod 1: mono differential mode	le	
5:2	OP2R<3:0>	0000	R/W	Mode and volume settings fo 0000: OP2R in inverting mo 0001: 0 dB gain, OP2R in noi 0001: 0.75 dB gain, non invert, 1110: 9.75dB gain, non invert 1111:.10.5 dB gain, non invert	n inverting mode rting ing	
1	OP2R_ON	0	R/W	Enables right OP 2 0: right OP2 is switched off 1: right OP2 is enabled	:	
0	OP1R_ON	0	R/W	Enables right OP 1 0: right OP1 is switched off 1: right OP1 is enabled		

Table 20. SYSTEM Register

	Name			Base	Default
	SYSTEM			2-wire serial	31h
	Offset: 20h			SYSTEM Regi	ster
	O11361. 2011	This register is	reset at a Po	OR.	
Bit	Bit Name	Default	Access		Bit Description
7:4	Design_Version<3:0>	0100	R	AFE number to identify the do 0100: for chip version 1v0	esign version
3	TESTREG_ON	0	R/W	0: normal operation 1: enables writing to test register 3Eh & 3Fh to configure the OTP and set the access mode.	
2	MONITOR_ON	0	R/W	Enables the monitor mode 0: normal operation 1: monitor mode enabled	
1	CONT_PWRUP	0	R/W	0: chip stops the power-up	ver-up sequence when using the I2C mode sequence after the supplies are stable, tocks has to be done via I2C commands ence is continued
0	PWR_HOLD	1	R/W	0: power up hold is cleared a 1: is automatically set to or	



Table 21. PWR_SET Register

Name			Base	Default			
	PWR_SET			2-wire serial 0x11 1111b (stand alone mode) 0x00 0000b (I2C mode)			
				Power Setting Register			
	Offset: 21h		gets the a	that writing to this register will enable/disable the corresponding blocks, s the actual status. It is not possible to read back e.g ILED settings. This POR.			
Bit	Bit Name	Default	Access		Bit Description		
7	PWR_REG_ON	0	R/W	Defines which register is use 0: all blocks stay on as def 1: register 21h is used	d for the power settings. ined in the start-up sequence		
6:5	ILED<1:0>	00	W	Sets the current sunk into ILE 00: current sink switched 01: 25% 10: 50% 11: 100%			
6	LOW_BAT	х	R	VBAT supervisor status 0: VBAT is above brown ou 1: BVDD has reached brown			
5	PWRUP_COMPLETE	х	R	Power-Up sequencer status 0: power-up sequence inco 1: power-up sequence comp			
4	HP_ON	0	W	0: switches HP stage off 1: switches HP stage on			
		Х	R	0: HP stage not powered 1: normal operation			
3	MIC_ON	0	W	0: switches microphone stag			
		Х	R	0: microphone stage not po 1: normal operation	pwered		
2	LIN_ON	0	W	0: switches line input stage of 1: switches line input stage of 1:			
		Х	R	0: line input stage not pow 1: normal operation	ered		
1	MICS_CP_ON	0	W	0: switches microphone supp 1: switches microphone supp			
		Х	R	0: microphone supply char 1: normal operation	ge pump not powered		
0	MICS_ON	0	W	0: switches microphone supp 1: switches microphone supp			
		Х	R	0: microphone supply not 6 1: normal operation	enabled		



Table 22. ANC_L2 Register

Name				Base	Default
	ANC_L2			2-wire serial	80h (OTP)
			Lef	t OTP Microphone Input Regi	ster (2nd OTP option)
	Offset: 10h				special register, writing needs to be enabled by and gets loaded with the OTP fuse contents.
Bit	Bit Name	Default	Access		Bit Description
7	TEST_BIT_5	1	R	for testing purpose only	
6:0	MICL_VOL_OTP2 <6:0>	000 0000	R/W	Volume settings for left micro 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	phone input, adjustable in 127 steps of

Table 23. ANC_R2 Register

	Name			Base	Default
	ANC_R2			2-wire serial	00h (OTP)
			Righ	nt OTP Microphone Input Reg	gister (2nd OTP option)
	Offset: 11h				special register, writing needs to be enabled by and gets loaded with the OTP fuse contents.
Bit	Bit Name	Default	Access		Bit Description
7	ALT1_LOCK	0	R/W		sed inside register 10h & 11h a & 11h gets locked, no more changes can be
6:0	MICR_VOL_OTP2 <6:0>	000 0000	R/W	Volume settings for right micr 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	ophone input, adjustable in 127 steps of



Table 24. ANC_L3 Register

Name				Base	Default
	ANC_L3			2-wire serial	80h (OTP)
			Left	OTP Microphone Input Reg	ister (3rd OTP option)
	Offset: 12h	Configures the gain for the left microphone input. This is a special register, writing needs to be enabled writing 10b to Reg 3Fh first. This register is reset at POR and gets loaded with the OTP fuse contents.			
Bit	Bit Name	Default	Access		Bit Description
7	TEST_BIT_6	1	R	for testing purpose only	
6:0	MICL_VOL_OTP3 <6:0>	000 0000	R/W	Volume settings for left micro 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	phone input, adjustable in 127 steps of

Table 25. ANC_R3 Register

	Name			Base	Default
	ANC_R3			2-wire serial	00h (OTP)
			Righ	t OTP Microphone Input Rec	gister (3rd OTP option)
	Offset: 13h	Configures the gain for the left microphone input. This is a special register, writing needs to be enab writing 10b to Reg 3Fh first. This register is reset at POR and gets loaded with the OTP fuse contents.			
Bit	Bit Name	Default	Access		Bit Description
7	ALT2_LOCK	0	R/W		sed inside register 12h & 13h n & 13h gets locked, no more changes can be
6:0	MICR_VOL_OTP3 <6:0>	000 0000	R/W	Volume settings for right micr 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	ophone input, adjustable in 127 steps of



Table 26. ANC_L4 Register

	Name			Base	Default
	ANC_L4			2-wire serial	80h (OTP)
			Lef	t OTP Microphone Input Reg	ister (4th OTP option)
	Offset: 14h	Configures the gain for the left microphone input. This is a special registre writing 10b to Reg 3Fh first. This register is reset at POR and gets loaded			
Bit	Bit Name	Default	Access		Bit Description
7	TEST_BIT_7	1	R	for testing purpose only	
6:0	MICL_VOL_OTP4 <6:0>	000 0000	R/W	Volume settings for left micro 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	phone input, adjustable in 127 steps of

Table 27. ANC_R4 Register

	Name			Base	Default
	ANC_R4			2-wire serial	00h (OTP)
			Righ	nt OTP Microphone Input Reç	gister (4th OTP option)
	Offset: 15h				special register, writing needs to be enabled by and gets loaded with the OTP fuse contents.
Bit	Bit Name	Default	Access		Bit Description
7	ALT3_LOCK	0	R/W		sed inside register 14h & 15h a & 15h gets locked, no more changes can be
6:0	MICR_VOL_OTP4 <6:0>	000 0000	R/W	Volume settings for right micr 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	ophone input, adjustable in 127 steps of

Table 28. MICS_CNTR Register

Name				Base	Default	
MICS_CNTR				2-wire serial	00h (OTP)	
Offset: 16h			Microphone Supply Regsiter			
	Oliset. Ioli	Configures the low battery trehshold value				
Bit	Bit Bit Name Default A		Access	ess Bit Description		
3 LowBat 0		R/W	0: default LowBat value 1: 100mV increase of LowBat threshold			



Table 29. PWRUP_CNTR Register

	Name			Base	Default
	PWRUP_CNTR	!		2-wire serial	00h (OTP)
				PowerUp Control I	Register
	Offset: 17h	Configures chip start-up speed. This is a special register, writing needs to be enabled by writing 10b Reg 3Fh first. This register is reset at POR and gets loaded with the OTP fuse contents.			
Bit	Bit Name	Default	Access		Bit Description
7	SEQ_LOCK	0	R/W	0: additional bits can be fused inside register 16h & 17h 1: OTP fusing for register 16h & 17h gets locked, no more changes can be done.	
6:2	FAST_START <4:0>	0 0000	R/W	0h: ~900ms start-up time 0Eh: ~600ms start-up time	
1	LIN_AGC_OFF	0	R/W	0: Line Input AGC enabled 1: Line Input AGC switched off	
0	MIC_AGC_OFF	0	R/W	0:Microphone Input AGC er 1: Microphone Input AGC swi	



Table 30. ANC_L Register

Name				Base	Default	
	ANC_L			2-wire serial	80h (OTP)	
				Left OTP Microphone Ir	nput Register	
	Offset: 30h			n for the left microphone input. This is a special register, writing needs to be enable 3Fh first. This register is reset at POR and gets loaded with the OTP fuse content.		
Bit	Bit Name	Default	Access		Bit Description	
7	TEST_BIT_1	1	R	for testing purpose only		
6:0	MICL_VOL_OTP <6:0>	000 0000	R/W	Volume settings for left microp 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	phone input, adjustable in 127 steps of 0.375dB	

Table 31. ANC_R Register

Name				Base	Default
ANC_R				2-wire serial	80h (OTP)
		Right OTP Microphone Input Register			
		Configures the gain for the left microphone input. This is a special register, writing needs to be enabled by writing 10b to Reg 3Fh first. This register is reset at POR and gets loaded with the OTP fuse contents.			
Bit	Bit Name	Default	Access	Bit Description	
7	TEST_BIT_2	1	R	for testing purpose only	
6:0	MICR_VOL_OTP <6:0>	000 0000	RW	Volume settings for right microphone input, adjustable in 127 steps of 0.375dB 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	



vvvvvvvvv

Table 32. MIC_MON Register

Name				Base	Default
MIC_MON				2-wire serial 00h (OTP)	
			OPT Microphone Monitor Mode Register		
			n for the microphone input in monitor mode. This is a special register, writing needs to ing 10b to Reg 3Fh first. This register is reset at POR and gets loaded with the OTP		
Bit	Bit Name	Default	Access	Bit Description	
7	MON_MODE	0	R/W	0: monitor mode is working with fixed microphone gain 1: monitor mode uses adjustable gain via the VOL pin	
6:0	MIC_MON_OTP <6:0>	000 0000	R/W	Volume settings for microphone input during monitor mode, adjustable in 127 steps of 0.375dB. If MON_MODE bit is set to 1 the gain can be further adjusted via the VOL pin. 00 0000: MUTE 00 0001: -5.625dB gain 00 0010: -5.25 dB gain 11 1110: 41.250dB gain 11 1111: 41.625 dB gain	

Table 33. AUDIO_SET Register

Name				Base	Default	
AUDIO_SET				2-wire serial 00h (OTP)		
				OPT Audio Setting Register		
	Offset: 33h			gs. This is a special register, wi set at POR and gets loaded wit	riting needs to be enabled by writing 10b to Reg h the OTP fuse contents.	
Bit	Bit Name	Default	Access		Bit Description	
7	VOL_PIN_OFF	0	R/W	0: VOL pin is enabled 1: line in volume settings can only be done via I2C. VOL_PIN_MODE has to be set to 1 in this mode.		
6	VOL_PIN_MODE	0	R/W	0: VOL pin is in potentiometer mode 1: VOL pin is in up/down button mode		
5	LIN_MODE_OTP	0	R/W	0: line input stage operating in single ended mode 1: line input operating in mono balanced		
4	MIC_MODE_OTP	0	R/W	microphone input stage operating in single ended mode normal operating in mono balanced		
3	HP_MODE_OTP	0	R/W	0: headphone stage operating in single ended mode 1: normal operating in mono balanced		
2:0	LIN_MON_ATTEN <6:0>	000	R/W	Volume settings for line input 6dB and mute. 000: 0dB gain 001: -6dB gain 110: -36dB gain 111: MUTE	during monitor mode, adjustable in 7 steps of	



Table 34. GP_OP Register

Name				Base	Default	
GP_OP				2-wire serial 00h (OTP)		
				OTP General Purpose Operational Amplifier Register		
Offset: 34h		Enables the opamp stages, defines opamp 2 mode and gain and sets the HP input multip a special register, writing needs to be enabled by writing 10b to Reg 3Fh first. This regist POR and gets loaded with the OTP fuse contents.				
Bit	Bit Name	Default	Access		Bit Description	
7:6	HP_MUX_OTP<1:0>	00	R/W	Multiplexes the analog audio signal to HP amp 00: MIC: selects QMICL/R output 01:OP1: selects QOP1L/R outputs 10:OP2: selects QOP2L/R output 11: open: no signal mixed together with the line input signal		
5:2	OP2_OTP<3:0>	0000	R/W	Mode and volume settings for OP2, adjustable in 15 steps of 0.75dB 0000: OP2L in inverting mode 0001: 0 dB gain, OP2L in non inverting mode 0001: 0.75 dB gain, non inverting, 1110: 9.75dB gain, non inverting 1111:.10.5 dB gain, non inverting		
1	OP2_ON	0	R/W	0: OP2 is switched off 1: left OP2 is enabled		
0	OPL_ON	0	R/W	0: OP1 is switched off 1: OP1 is enabled		

Table 35. OTP_SYS Register

Name				Base Default		
OTP_SYS				2-wire serial 40h (OTP)		
				OTP System Settings Register		
	Offset: 35h	Defines several system settings for OTP operation. This is a special register, writing needs to be by writing 10b to Reg 3Fh first. This register is reset at POR and gets loaded with the OTP fus				
Bit	Bit Name	Default	Access		Bit Description	
7	MAIN_LOCK	0	R/W	0: additional bits can be fused inside the OTP 1: OTP fusing gets locked, no more changes can be done		
6	TEST_BIT_3	1	R	for testing purpose only		
5:4	MON_HP_MUX <1:0>	00	R/W	Multiplexes the analog audio signal to HP amp in monitor mode 00: MIC: selects QMICL/R output 01: OP1: selects QOP1L/R outputs 10:OP2: selects QOP2L/R output 11: open: no signal mixed together with the line input signal		
3:2	ILED_OTP<1:0>	00	W	Sets the current sunk into ILED 00: current sink switched OFF 01: 25% 10: 50% 11: 100%		
1	MICS_CP_OFF	0	R/W	0: MICS charge pump is enabled 1: MICS charge pump is switched off		
0	12C	0	R/W		0: I2C and stand alone mode start-up possible 1: chip starts-up in I2C mode only	



Table 36. CONFIG_1 Register

Name				Base	Default		
CONFIG_1				2-wire serial	00h		
			OTP Configuration Register				
			Controls the clock configuration. This is a special register, writing needs to be enabled by writing 9h t Reg 20h first. This register is reset at POR and gets loaded with the OTP fuse contents.				
Bit	Bit Bit Name Default Ad		Access	Bit Description			
7:4	7:4 - 0000		n/a				
3 EXTBURNCLK 0		n/a	0: ext. clock for OTP burning disabled 1: ext. clock for OTP burning enabled				
2:0	-	000	000 n/a				


Table 37. CONFIG_2 Register

Name				Base Default		
CONFIG_2				2-wire serial 00h		
			•	OTP Access Configuration Register		
	Offset: 3Fh	Controls the OTP access. This is a special register, writing needs to be enabled by writing 9 first. This register is reset at POR and gets loaded with the OTP fuse contents.				
Bit	Bit Name	Default	Access		Bit Description	
7:6	-	000	n/a			
5	TM34	0	n/a	TM_REG34-35 and TMREG3 either between Register bank 34h-37h enabled. 0: test mode Registers 14h	-33h and 34h-37h enabled 7h and 10h-13h enabled	
4	BURNSW	0	n/a	BURN switch from LINL to VNEG is disabled BURN switch from LINL to VNEG is enabled		
3	TM_REG34-35	0	n/a	0: test mode for Register 34h-35h disabled test mode for Register 14h-17h disabled 1: test mode for Register 34h-35h enabled test mode for Register 14h-17h enabled		
2	TM_REG30-33	0	n/a	0: test mode for Register 30h-33h disabled test mode for Register 10h-13h disabled 1: test mode for Register 30h-33h enabled test mode for Register 10h-13h enabled		
1:0	OTP_MODE<1:0>	00	R/W	Controls the OTP access 00: READ 01: LOAD 10: WRITE 11: BURN		



10 Application Information

Figure 27. AS3410 High Performance Application in Bridged Mode for High Impedance Headsets



For high impedance headphones two AS3410 can be used in a bridged mode each one driving one side of the headphone load as differential output to get 24mW output power per channel. Also the microphone inputs can be used in differential mode to reduce the noise level.

Figure 28. AS3400 Feed-Forward ANC Block Diagram






Figure 29. AS3430 on Music Player with ANC






Figure 30. AS3410 Feed-Forward Application Example






Figure 31. AS3430 Feed-back Application Example







Figure 32. AS3400 Mode Differential Feed Forward Application Example





11 Package Drawings and Marking

Figure 33. QFN Marking




Table 38. Package Code AYWWZZZ

YY	WW	I	ZZ
last two digits of the year	manufacturing week	plant identifier	free choice / traceability code



Figure 34. AS3400, AS3410, 24-pin QFN 0.5mm Pitch







Figure 35. AS3430 32-pin QFN 0.5mm Pitch





Revision History

Revision	Date	Owner	Description	
0.1	19.1.2010	pkm	initial release	
0.2	29.1.2010	pkm	updated block diagrams and application schematics	
1.0	27.10.2010	hgt	update to new datasheet template	
1.01	11.11.2010	hgt	updated package drawings, QFN markings and operating temperature range	
1.02	24.11.2010	hgt	inserted register description for MIC_R and updated register table overview	

Note: Typos may not be explicitly mentioned under revision history.



12 Ordering Information

The devices are available as the standard products shown in Table 39.

Table 39. Ordering Information

Ordering Code	Description	Delivery Form	Package
AS3400-EQFP	Low Power Ambient Noise-Cancelling Speaker Driver	Tape & Reel dry pack	QFN 24 [4.0x4.0x0.85mm] 0.5mm pitch
AS3410-EQFP	Low Power Ambient Noise-Cancelling Speaker Driver	Tape & Reel dry pack	QFN 24 [4.0x4.0x0.85mm] 0.5mm pitch
AS3430-EQFP	Low Power Ambient Noise-Cancelling Speaker Driver	Tape & Reel dry pack	QFN 32 [5.0x5.0x0.85mm] 0.5mm pitch

Note: All products are RoHS compliant and austriamicrosystems green.

Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect

For further information and requests, please contact us mailto:sales@austriamicrosystems.com or find your local distributor at http://www.austriamicrosystems.com/distributor

Data Sheet - Copyrights



Copyrights

Copyright © 1997-2010, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

http://www.austriamicrosystems.com/contact