# TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram1
General Description
Revision History
Specifications
Absolute Maximum Ratings 5
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics7
Test Circuit

# Theory of Operation12Applications13Overview13Disable13Output DC Offset Control13Input and Output Coupling13Printed Circuit Board Layout13Video Encoder Reconstruction Filter14Outline Dimensions15Ordering Guide15

## **REVISION HISTORY**

## 11/09—Rev. 0 to Rev. A

Changes to Input and Output Coupling	13
Changes to Figure 28	14
Updated Outline Dimensions	15

## 7/06—Revision 0: Initial Version

## **SPECIFICATIONS**

 $V_s = 5 V$  (@  $T_A = 25^{\circ}$ C,  $V_{IN} = 1 V p$ -p, G = +2,  $R_T = 0 \Omega^1$ ,  $R_L = 150 \Omega$ , DCO = 1, unless otherwise noted).

#### Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
OVERALL PERFORMANCE					
DC Offset	DCO = 1, input referred	70	100	142	mV
	DCO = 0, input referred			40	mV
Input Voltage Range			See Note 2 <sup>2</sup>		
Output Voltage Range		0.08		4.73	V
Linear Output Current	Per channel		30		mA
DC Voltage Gain		5.88		6.07	dB
Integrated Voltage Noise	f = 100 kHz to 30 MHz, input referred		0.4		mV rms
Filter Input Bias Current			3.2		μΑ
Slew Rate			150		V/µs
Settling Time to 0.5%			65		ns
Output Overdrive Recovery			125		ns
Total Harmonic Distortion	$f = 1 \text{ MHz}, V_{IN} = 0.7 \text{ V } p-p$		0.01		%
Gain Matching			0.01	0.09	dB
FILTER DYNAMIC PERFORMANCE					
–1 dB Bandwidth		27	38		MHz
–3 dB Bandwidth		31	42		MHz
Out-of-Band Rejection	f = 75 MHz	38	44		dB
Crosstalk	$f = 5 \text{ MHz}$ , input referred, $R_T = 275 \Omega^1$		-68		dB
Propagation Delay	f = 5 MHz		26		ns
Group Delay Variation	f = 1 MHz to 36 MHz		5		ns
Differential Gain	Modulated 10 step ramp, sync tip at 0 V		0.06		%
Differential Phase	Modulated 10 step ramp, sync tip at 0 V		0.21		Degrees
DISABLE PERFORMANCE					
DISABLE Assert Voltage				0.8	V
DISABLE Assert Time			100		ns
DISABLE Deassert Voltage		2.0			V
DISABLE Deassert Time			2.0		μs
DISABLE Input Bias Current			32		μA
Input-to-Output Isolation—Disabled	$f = 5 MHz$ , $\overline{DISABLE} = 0$		92		dB
POWER SUPPLY					
Operating Range			3.3 to 5.0		v
Quiescent Current	DCO = 0		19.5	22.5	mA
	DCO = 1		24.0	29.5	mA
Quiescent Current—Disabled	$DCO = 0, \overline{DISABLE} = 0$		10		μΑ
PSRR	DCO = 0	55	71		dB

<sup>1</sup> See Figure 25. <sup>2</sup> Limited by output range.

 $V_{S} = 3.3 V$  (@  $T_{A} = 25^{\circ}C$ ,  $V_{IN} = 1.0 V p-p$ , G = +2,  $R_{T} = 0 \Omega^{1}$ ,  $R_{L} = 150 \Omega$ , DCO = 1, unless otherwise noted).

#### Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
OVERALL PERFORMANCE					
DC Offset	DCO = 1, input referred	66	100	145	mV
	DCO = 0, input referred			42	mV
Input Voltage Range			See Note 2 <sup>2</sup>		
Output Voltage Range		0.08		3.05	V
Linear Output Current	Per channel		20		mA
DC Voltage Gain		5.75		6.16	dB
Integrated Voltage Noise	f = 100 kHz to 30 MHz, input referred		0.4		mV rms
Filter Input Bias Current			3.2		μΑ
Slew Rate			130		V/µs
Settling Time to 0.5%			70		ns
Output Overdrive Recovery			125		ns
Total Harmonic Distortion	$f = 1 MHz$ , $V_{IN} = 0.7 V p-p$		0.08		%
Gain Matching			0.02	0.18	dB
FILTER DYNAMIC PERFORMANCE					
–1 dB Bandwidth		27	38		MHz
–3 dB Bandwidth		31	42		MHz
Out-of-Band Rejection	f = 75 MHz	40	44		dB
Crosstalk	$f = 5 \text{ MHz}$ , input referred, $R_T = 275 \Omega^1$		-61		dB
Propagation Delay	f = 5 MHz		26.5		ns
Group Delay Variation	f = 1 MHz to 36 MHz		4		ns
Differential Gain	Modulated 10 step ramp, sync tip at 0 V		0.07		%
Differential Phase	Modulated 10 step ramp, sync tip at 0 V		0.14		Degrees
DISABLE PERFORMANCE					
DISABLE Assert Voltage				0.8	V
DISABLE Assert Time			110		ns
DISABLE Deassert Voltage		2.0			V
DISABLE Deassert Time			3.0		μs
DISABLE Input Bias Current			19		μA
Input-to-Output Isolation—Disabled	$f = 5 MHz$ , $\overline{DISABLE} = 0$		92		dB
POWER SUPPLY					
Operating Range			3.3 to 5.0		v
Quiescent Current	DCO = 0		19.0	21.5	mA
	DCO = 1		22.5	29.0	mA
Quiescent Current—Disabled	$DCO = 0, \overline{DISABLE} = 0$		10		μA
PSRR	DCO = 0	52	71		dB

<sup>1</sup> See Figure 25. <sup>2</sup> Limited by output range.

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 3.

Parameter	Rating
Supply Voltage	5.5 V
Power Dissipation	See Figure 2
Storage Temperature Range	–65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature (Soldering 10 sec)	300°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 4.

Package Type	θ <sub>JA</sub>	Unit
10-Lead MSOP	130	°C/W

#### **Maximum Power Dissipation**

The maximum safe power dissipation in the ADA4417-3 package is limited by the associated rise in junction temperature  $(T_1)$  on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4417-3. Exceeding a junction temperature of 175°C for an extended period can result in changes in the silicon devices potentially causing failure.

The power dissipated in the package ( $P_D$ ) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the supply voltage ( $V_S$ ) times the quiescent current ( $I_S$ ). Assuming the load ( $R_L$ ) is midsupply, then the total drive power is

 $V_s/2 \times I_{OUT}$ 

some of which is dissipated in the package and some in the load  $(V_{OUT} \times I_{OUT})$ .

RMS output voltages should be considered. If  $R_L$  is referenced to GND, the total power is  $V_S \times I_{OUT}$ .

Airflow increases heat dissipation, effectively reducing  $\theta_{IA}$ . In addition, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduce the  $\theta_{IA}$ .

Figure 2 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 10-lead MSOP (130°C/W) on a JEDEC standard 4-layer board.  $\theta_{JA}$  values are approximate.





Figure 2. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**





#### **Table 5. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	Y/G IN	Y/G HD Video Input
2	DISABLE	Disable/Power Down (Active Low)
3	Pb/B IN	Pb/B HD Video Input
4	DCO	Output DC Offset Enable
5	Pr/R IN	Pr/R HD Video Input
6	Pr/R OUT	Pr/R HD Video Output
7	GND	Ground
8	Pb/B OUT	Pb/B HD Video Output
9	VCC	Power Supply
10	Y/G OUT	Y/G HD Video Output

## **TYPICAL PERFORMANCE CHARACTERISTICS**

Default Conditions:  $V_S = 5 V$ ,  $T_A = 25^{\circ}C$ ,  $V_O = 2 V p-p$ , G = +2,  $R_T = 0 \Omega$  (see Figure 25),  $R_L = 150 \Omega$ , DCO = 1, unless otherwise noted.










Figure 9. Flatness Response vs. Temperature












Figure 12. Off Isolation vs. Frequency










Figure 15. Crosstalk vs. Frequency






Figure 16. Transient Response









Figure 18. Output Overdrive Recovery








Figure 20. Enable Turn Off Time






Figure 21. Output Saturation Voltage vs. Temperature








Figure 23. Output Voltage vs. Input Voltage





Figure 24. Supply Current vs. DISABLE/DCO Voltage and Temperature

# **TEST CIRCUIT**



MINIMUM-LOSS MATCHING NETWORK LOSS CALIBRATED OUT

## THEORY OF OPERATION

The ADA4417-3 is a low cost, integrated video filtering and driving solution that offers a 38 MHz, 1 dB bandwidth to meet the requirements of high definition video. Each of the three filters has a sixth-order Butterworth response that includes group delay equalization. Group delay variation from 1 MHz to 36 MHz is only 5 ns, resulting in greater stop-band attenuation and minimal phase distortion.

The ADA4417-3 is designed to operate in many video environments. With a supply range of 3.3 V to 5 V, it requires a relatively low nominal quiescent current of 10 mA per channel. This makes the ADA4417-3 well suited for portable high definition video applications. Additionally, for other low power applications, the part can be powered down to draw typically 10  $\mu$ A by pulling the DISABLE pin to ground. The ADA4417-3 is also well suited for high encoding frequency applications because it maintains a stop-band attenuation of over 40 dB out to 500 MHz. Typical power supply rejection ratio (PSRR) is greater than 70 dB, providing excellent rejection in systems with supplies that are noisy or underregulated. The ADA4417-3 is intended to accept dc-coupled inputs from an encoder or other ground-referenced video signals. The ADA4417-3 inputs are high impedance. No minimum or maximum input termination is required; however, terminations above 1 k $\Omega$  may degrade crosstalk performance at high frequencies.

Each filter input includes level-shifting circuitry. The levelshifting circuitry adds a dc component of 100 mV to groundreferenced input signals so that they reproduce accurately, without the output buffers hitting the ground rail. For lowest off state power consumption when using the dc offset function, it is recommended that the DCO and DISABLE pins be tied together.

The output drivers on the ADA4417-3 have rail-to-rail output capabilities with 6 dB gain. Each output is capable of driving two ac- or dc-coupled, 75  $\Omega$  source-terminated loads. If a large dc output level is required while driving two loads, ac coupling should be used to limit the power dissipation.

## APPLICATIONS overview

With its high impedance inputs and high output drive, the ADA4417-3 is ideally suited to video reconstruction and antialias filtering applications. The high impedance inputs give designers flexibility with regard to how the input signals are terminated. Devices with DAC current source outputs that feed the ADA4417-3 can be loaded in whatever resistance provides the best performance, and devices with voltage outputs can be optimally terminated as well. The ADA4417-3 outputs can each drive up to two source-terminated, 75  $\Omega$  loads and can therefore directly drive the outputs from set-top boxes, DVDs, and a like without the need for a separate output buffer.

## DISABLE

The ADA4417-3 includes a disable feature that can be used to save power when a particular device is not in use. The disable feature is asserted by pulling the DISABLE pin to ground.

Table 6 summarizes the disable feature operation.

## Table 6. DISABLE Function

DISABLE Pin Connection	Status
Vs	Enabled
GND	Disabled

## **OUTPUT DC OFFSET CONTROL**

The ADA4417-3 has a fixed, pin-selectable, input-referred dc offset. When the DCO pin is tied to  $V_s$ , the output is offset by 200 mV, preventing the video sync tips from hitting the ground rail. When DCO is tied to GND, the dc level of the output follows that of the input.

Table 7 summarizes the dc offset operation.

Table 7. DC Offset Function

DCO Pin Connection	Status
Vs	Output offset = 200 mV
GND	No output offset

## INPUT AND OUTPUT COUPLING

Inputs to the ADA4417-3 may be ac- or dc-coupled. AC coupling requires suitable circuitry following the ac coupling element to provide proper dc level and bias currents at the input stages. The ADA4417-3 outputs can be either ac- or dc-coupled.

When driving single, ac-coupled loads in standard 75  $\Omega$  video distribution systems, 220  $\mu F$  coupling capacitors are recommended for use on all outputs.

There are two ac coupling options when driving two loads from one output. One simply uses the same value capacitor on the second load, while the other is to use a common coupling capacitor that is at least twice the value used for the single load (see Figure 26 and Figure 27).

When driving two parallel 150  $\Omega$  loads (75  $\Omega$  effective load), the 3 dB bandwidth of the filters typically varies from that of the filters with a single 150  $\Omega$  load. Typical variation is within ±2.5%.




Figure 26. Driving Two AC-Coupled Loads with Two Coupling Capacitors




Figure 27. Driving Two AC-Coupled Loads with One Common Coupling Capacitor

## PRINTED CIRCUIT BOARD LAYOUT

As with all high speed applications, attention to printed circuit board layout is of paramount importance. Standard high speed layout practices should be adhered to when designing with the ADA4417-3. A solid ground plane is recommended, and surface-mount, ceramic power supply decoupling capacitors should be placed as close as possible to the supply pins. All of the ADA4417-3 GND pins should be connected to the ground plane with traces that are as short as possible. Controlled impedance traces of the shortest length possible should be used to connect to the signal I/O pins and should not pass over any voids in the ground plane. A 75  $\Omega$  impedance level is typically used in video applications. All signal outputs of the ADA4417-3 should include series termination resistors when driving transmission lines.

When the ADA4417-3 receives its inputs from a device with current outputs, the required load resistor value for the output current is often different from the characteristic impedance of the signal traces. In this case, if the interconnections are sufficiently short (<< 0.1 wavelength), the trace does not have to be terminated in its characteristic impedance. Traces of 75  $\Omega$  can be used in this instance, provided their lengths are an inch or two at most. This is easily achieved because the ADA4417-3 and the device feeding it are usually adjacent to each other, and connections can be made that are less than one inch in length.

## **VIDEO ENCODER RECONSTRUCTION FILTER**

The ADA4417-3 is easily applied as a reconstruction filter at the DAC outputs of a video encoder. Figure 28 illustrates how to use the ADA4417-3 in this type of application with an ADV7322 video encoder in a single-supply application with ac-coupled outputs.





Figure 28. The ADA4417-3 Applied as a Video Reconstruction Filter Following the ADV7322

# **OUTLINE DIMENSIONS**



## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Order Quantity	Branding
ADA4417-3ARMZ <sup>1</sup>	-40°C to +85°C	10-Lead MSOP	RM-10	1	H0Q
ADA4417-3ARMZ-R7 <sup>1</sup>	-40°C to +85°C	10-Lead MSOP	RM-10	1,000	H0Q
ADA4417-3ARMZ-RL <sup>1</sup>	-40°C to +85°C	10-Lead MSOP	RM-10	2,500	H0Q

 $^{1}$  Z = RoHS Compliant part.

## NOTES

©2006–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06221-0-11/09(A)



www.analog.com