

TABLE OF CONTENTS

Features	1
Applications	1
Pin Configurations	1
General Description	1
Revision History	2
Specifications	4
Electrical Characteristics	5
Absolute Maximum Ratings	7
ESD Caution	7
Typical Performance Characteristics	8
General Application Information	14
Input Overvoltage Protection	14

REVISION HISTORY

12/2018—Rev. J to Rev. K

Change to 8-Lead SOIC_N (R) Parameter, Table 4	7
--	---

6/2017—Rev. I to Rev. J

Changes to Figure 14 Caption	8
Deleted Figure 39; Renumbered Sequentially	12
Updated Outline Dimensions	19
Changes to Ordering Guide	20

2/2009—Rev. H to Rev. I

Changes to Figure 25	10
Changes to Ordering Guide	20

10/2007—Rev. G to Rev. H

Changes to Crosstalk Section	18
Added Figure 58	18

6/2007—Rev. F to Rev. G

Changes to Figure 1 and Figure 2	1
Changes to Table 1 and Table 2	3
Updated Outline Dimensions	19
Changes to Ordering Guide	20

6/2006—Rev. E to Rev. F

Changes to Figure 23	9
Updated Outline Dimensions	19
Changes to Ordering Guide	20

Output Phase Reversal	14
Total Harmonic Distortion (THD) + Noise	14
Total Noise Including Source Resistors	14
Settling Time	15
Overload Recovery Time	15
Capacitive Load Drive	15
Open-Loop Gain and Phase Response	16
Precision Rectifiers	17
I-V Conversion Applications	18
Outline Dimensions	20
Ordering Guide	21

6/2004—Rev. D to Rev. E

Changes to Format	Universal
Changes to Specifications	3
Updated Outline Dimensions	19

10/2003—Rev. C to Rev. D

Added AD8513 Model	Universal
Changes to Specifications	3
Added Figure 36 through Figure 40	10
Added Figure 55 and Figure 57	17
Changes to Ordering Guide	20

9/2003—Rev. B to Rev. C

Changes to Ordering Guide	4
Updated Figure 2	10
Changes to Input Overvoltage Protection Section	10
Changes to Figure 10 and Figure 11	12
Changes to Photodiode Circuits Section	13
Changes to Figure 13 and Figure 14	13
Deleted Precision Current Monitoring Section	14
Updated Outline Dimensions	15

3/2003—Rev. A to Rev. B

Updated Figure 5	11
Updated Outline Dimensions	15

8/2002—Rev. 0 to Rev. A

Added AD8510 Model.....	Universal
Added Pin Configurations	1
Changes to Specifications.....	2
Changes to Ordering Guide.....	4
Changes to TPC 2 and TPC 3.....	5
Added TPC 10 and TPC 12	6
Replaced TPC 20	8
Replaced TPC 27	9
Changes to General Application Information Section.....	10
Changes to Figure 5.....	11
Changes to I-V Conversion Applications Section	13
Changes to Figure 13 and Figure 14	13
Changes to Figure 17	14

SPECIFICATIONS

At $V_S = \pm 5\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage (B Grade) ¹	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.08	0.4	mV
Offset Voltage (A Grade)	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.8	mV
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		21	1.8	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			0.7	nA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			7.5	nA
Input Capacitance		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$		5	50	pA
Differential		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			0.3	nA
Common Mode					0.5	nA
Input Voltage Range			-2.0	12.5	+2.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -2.0\text{ V to }+2.5\text{ V}$	86	100		dB
Large-Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = -3\text{ V to }+3\text{ V}$	65	107		V/mV
Offset Voltage Drift (B Grade) ¹	$\Delta V_{OS}/\Delta T$			0.9	5	$\mu\text{V}/^\circ\text{C}$
Offset Voltage Drift (A Grade)	$\Delta V_{OS}/\Delta T$			1.7	12	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 10\text{ k}\Omega$	4.1	4.3		V
Output Voltage Low	V_{OL}	$R_L = 10\text{ k}\Omega$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		-4.9	-4.7	V
Output Voltage High	V_{OH}	$R_L = 2\text{ k}\Omega$	3.9	4.2		V
Output Voltage Low	V_{OL}	$R_L = 2\text{ k}\Omega$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		-4.9	-4.5	V
Output Voltage High	V_{OH}	$R_L = 600\text{ }\Omega$	3.7	4.1		V
Output Voltage Low	V_{OL}	$R_L = 600\text{ }\Omega$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		-4.8	-4.2	V
Output Current	I_{OUT}		± 40	± 54		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.5\text{ V to } \pm 18\text{ V}$	86	130		dB
Supply Current/Amplifier	I_{SY}	$V_O = 0\text{ V}$		2.0	2.3	mA
AD8510/AD8512/AD8513		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			2.5	mA
AD8510/AD8512		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			2.75	mA
AD8513						
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		20		V/ μs
Gain Bandwidth Product	GBP			8		MHz
Settling Time	t_s	To 0.1%, 0 V to 4 V step, $G = +1$		0.4		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, $G = +1$, $R_L = 2\text{ k}\Omega$		0.0005		%
Phase Margin	ϕ_M			44.5		Degrees
NOISE PERFORMANCE						
Voltage Noise Density	e_n	$f = 10\text{ Hz}$		34		nV/ $\sqrt{\text{Hz}}$
		$f = 100\text{ Hz}$		12		nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		8.0	10	nV/ $\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		7.6		nV/ $\sqrt{\text{Hz}}$
Peak-to-Peak Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz bandwidth		2.4	5.2	$\mu\text{V p-p}$

¹ AD8510/AD8512 only.

ELECTRICAL CHARACTERISTICSAt $V_S = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.**Table 2.**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage (B Grade) ¹	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.08	0.4 0.8	mV mV
Offset Voltage (A Grade)	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	1.0 1.8	mV mV
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$		25	80	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			0.7	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$		6	10	nA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			75	pA
					0.3	nA
					0.5	nA
Input Capacitance				12.5		pF
Differential				11.5		pF
Common Mode						
Input Voltage Range			-13.5		+13.0	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -12.5\text{ V to }+12.5\text{ V}$	86	108		dB
Large-Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_{CM} = 0\text{ V}$, $V_O = -13.5\text{ V to }+13.5\text{ V}$	115	196		V/mV
Offset Voltage Drift (B Grade) ¹	$\Delta V_{OS}/\Delta T$			1.0	5	$\mu\text{V}/^\circ\text{C}$
Offset Voltage Drift (A Grade)	$\Delta V_{OS}/\Delta T$			1.7	12	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 10\text{ k}\Omega$	+14.0	+14.2		V
Output Voltage Low	V_{OL}	$R_L = 10\text{ k}\Omega$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		-14.9	-14.6	V
Output Voltage High	V_{OH}	$R_L = 2\text{ k}\Omega$	+13.8	+14.1		V
Output Voltage Low	V_{OL}	$R_L = 2\text{ k}\Omega$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		-14.8	-14.5	V
Output Voltage High	V_{OH}	$R_L = 600\text{ }\Omega$	+13.5	+13.9		V
		$R_L = 600\text{ }\Omega$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	+11.4			V
Output Voltage Low	V_{OL}	$R_L = 600\text{ }\Omega$		-14.3	-13.8	V
		$R_L = 600\text{ }\Omega$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$			-12.1	V
Output Current	I_{OUT}			± 70		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.5\text{ V to } \pm 18\text{ V}$	86			dB
Supply Current/Amplifier	I_{SY}	$V_O = 0\text{ V}$		2.2	2.5	mA
AD8510/AD8512/AD8513		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			2.6	mA
AD8510/AD8512		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			3.0	mA
AD8513						
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		20		V/ μs
Gain Bandwidth Product	GBP			8		MHz
Settling Time	t_S	To 0.1%, 0 V to 10 V step, $G = +1$		0.5		μs
		To 0.01%, 0 V to 10 V step, $G = +1$		0.9		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, $G = +1$, $R_L = 2\text{ k}\Omega$		0.0005		%
Phase Margin	ϕ_M			52		Degrees

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
NOISE PERFORMANCE						
Voltage Noise Density	e_n	$f = 10\text{ Hz}$		34		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{ Hz}$		12		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		8.0	10	$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		7.6		$\text{nV}/\sqrt{\text{Hz}}$
Peak-to-Peak Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz bandwidth		2.4	5.2	$\mu\text{V p-p}$

¹ AD8510/AD8512 only.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Input Voltage	$\pm V_S$
Output Short-Circuit Duration to GND	Observe derating curves
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Operating Temperature Range	-40°C to $+125^{\circ}\text{C}$
Junction Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10 sec)	300°C
Electrostatic Discharge (Human Body Model)	2000 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 4. Thermal Resistance

Package Type	θ_{JA}^1	θ_{JC}	Unit
8-Lead MSOP (RM)	210	45	$^{\circ}\text{C/W}$
8-Lead SOIC_N (R)	120	43	$^{\circ}\text{C/W}$
14-Lead SOIC_N (R)	120	36	$^{\circ}\text{C/W}$
14-Lead TSSOP (RU)	180	35	$^{\circ}\text{C/W}$

¹ θ_{JA} is specified for worst case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Input Offset Voltage Distribution




Figure 10. Input Bias Current vs. Temperature



Figure 8. AD8510/AD8512 $T_C V_{OS}$ Distribution

Figure 11. Input Offset Current vs. Temperature



Figure 9. AD8510/AD8512 $T_C V_{OS}$ Distribution

Figure 12. Input Bias Current vs. Supply Voltage




Figure 13. AD8512 Supply Current per Amplifier vs. Supply Voltage




Figure 16. AD8510 Supply Current vs. Supply Voltage




Figure 14. Output Voltage vs. Load Current




Figure 17. Open-Loop Gain and Phase vs. Frequency




Figure 15. AD8512 Supply Current per Amplifier vs. Temperature




Figure 18. AD8510 Supply Current vs. Temperature




Figure 19. Closed-Loop Gain vs. Frequency




Figure 22. Output Impedance vs. Frequency




Figure 20. CMRR vs. Frequency




Figure 23. Voltage Noise Density vs. Frequency




Figure 21. PSRR vs. Frequency




Figure 24. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 25. Voltage Noise Density vs. Frequency




Figure 28. Small-Signal Overshoot vs. Load Capacitance




Figure 26. Large-Signal Transient Response




Figure 29. Open-Loop Gain and Phase vs. Frequency




Figure 27. Small-Signal Transient Response




Figure 30. CMRR vs. Frequency




Figure 31. Output Impedance vs. Frequency




Figure 34. Small-Signal Transient Response




Figure 32. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 35. Small-Signal Overshoot vs. Load Capacitance





Figure 33. Large-Signal Transient Response

Figure 36. AD8513 $T_C V_{OS}$ Distribution



Figure 37. AD8513 $T_C V_{OS}$ Distribution

Figure 39. AD8513 Supply Current per Amplifier vs. Temperature




Figure 38. AD8513 Supply Current per Amplifier vs. Supply Voltage

GENERAL APPLICATION INFORMATION

INPUT OVERVOLTAGE PROTECTION

The AD8510/AD8512/AD8513 have internal protective circuitry that allows voltages as high as 0.7 V beyond the supplies to be applied at the input of either terminal without causing damage. For higher input voltages, a series resistor is necessary to limit the input current. The resistor value can be determined from the formula

$$\frac{V_{IN} - V_S}{R_S} \leq 5 \text{ mA}$$

With a very low offset current of <0.5 nA up to 125°C, higher resistor values can be used in series with the inputs. A 5 kΩ resistor protects the inputs from voltages as high as 25 V beyond the supplies and adds less than 10 μV to the offset.

OUTPUT PHASE REVERSAL

Phase reversal is a change of polarity in the transfer function of the amplifier. This can occur when the voltage applied at the input of an amplifier exceeds the maximum common-mode voltage.

Phase reversal can cause permanent damage to the device and can result in system lockups. The AD8510/AD8512/AD8513 do not exhibit phase reversal when input voltages are beyond the supplies.




Figure 40. No Phase Reversal

TOTAL HARMONIC DISTORTION (THD) + NOISE

The AD8510/AD8512/AD8513 have low THD and excellent gain linearity, making these amplifiers great choices for precision circuits with high closed-loop gain and for audio application circuits. Figure 41 shows that the AD8510/AD8512/AD8513 have approximately 0.0005% of total distortion when configured in positive unity gain (the worst case) and driving a 100 kΩ load.




Figure 41. THD + N vs. Frequency

TOTAL NOISE INCLUDING SOURCE RESISTORS

The low input current noise and input bias current of the AD8510/AD8512/AD8513 make them the ideal amplifiers for circuits with substantial input source resistance. Input offset voltage increases by less than 15 nV per 500 Ω of source resistance at room temperature. The total noise density of the circuit is

$$e_{nTOTAL} = \sqrt{e_n^2 + (i_n R_S)^2 + 4kTR_S}$$

where:

e_n is the input voltage noise density of the devices.

i_n is the input current noise density of the devices.

R_S is the source resistance at the noninverting terminal.

k is Boltzmann's constant (1.38×10^{-23} J/K).

T is the ambient temperature in Kelvin ($T = 273 + ^\circ\text{C}$).

For $R_S < 3.9 \text{ k}\Omega$, e_n dominates and $e_{nTOTAL} \approx e_n$. The current noise of the AD8510/AD8512/AD8513 is so low that its total density does not become a significant term unless R_S is greater than 165 MΩ, an impractical value for most applications.

The total equivalent rms noise over a specific bandwidth is expressed as

$$e_{nTOTAL} = e_{nTOTAL} \sqrt{BW}$$

where BW is the bandwidth in hertz.

Note that the previous analysis is valid for frequencies larger than 150 Hz and assumes flat noise above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

SETTLING TIME

Settling time is the time it takes the output of the amplifier to reach and remain within a percentage of its final value after a pulse is applied at the input. The AD8510/AD8512/AD8513 settle to within 0.01% in less than 900 ns with a step of 0 V to 10 V in unity gain. This makes each of these devices an excellent choice as a buffer at the output of DACs whose settling time is typically less than 1 μ s.

In addition to the fast settling time and fast slew rate, low offset voltage drift and input offset current maintain the full accuracy of 12-bit converters over the entire operating temperature range.

OVERLOAD RECOVERY TIME

Overload recovery, also known as overdrive recovery, is the time it takes the output of an amplifier to recover to its linear region from a saturated condition. This recovery time is particularly important in applications where the amplifier must amplify small signals in the presence of large transient voltages.

Figure 42 shows the positive overload recovery of the AD8510/AD8512/AD8513. The output recovers in approximately 200 ns from a saturated condition.




Figure 42. Positive Overload Recovery

The negative overdrive recovery time shown in Figure 43 is less than 200 ns.

In addition to the fast recovery time, the AD8510/AD8512/AD8513 show excellent symmetry of the positive and negative recovery times. This is an important feature for transient signal rectification because the output signal is kept equally undistorted throughout any given period.




Figure 43. Negative Overload Recovery

CAPACITIVE LOAD DRIVE

The AD8510/AD8512/AD8513 are unconditionally stable at all gains in inverting and noninverting configurations. Each device is capable of driving a capacitive load of up to 1000 pF without oscillation in unity gain using the worst case configuration.

However, as with most amplifiers, driving larger capacitive loads in a unity-gain configuration can cause excessive overshoot and ringing, or even oscillation. A simple snubber network significantly reduces the amount of overshoot and ringing. The advantage of this configuration is that the output swing of the amplifier is not reduced, because R_s is outside the feedback loop.




Figure 44. Snubber Network Configuration

Figure 45 shows a scope plot of the output of the AD8510/AD8512/AD8513 in response to a 400 mV pulse. The circuit is configured in positive unity gain (worst case) with a load experience of 500 pF.




Figure 45. Capacitive Load Drive Without Snubber

When the snubber circuit is used, the overshoot is reduced from 55% to less than 3% with the same load capacitance. Ringing is virtually eliminated, as shown in Figure 46.




Figure 46. Capacitive Load with Snubber Network

Optimum values for R_S and C_S depend on the load capacitance and input stray capacitance and are determined empirically. Table 5 shows a few values that can be used as starting points.

Table 5. Optimum Values for Capacitive Loads

C_{LOAD}	R_S (Ω)	C_S
500 pF	100	1 nF
2 nF	70	100 pF
5 nF	60	300 pF

OPEN-LOOP GAIN AND PHASE RESPONSE

In addition to their impressive low noise, low offset voltage, and offset current, the AD8510/AD8512/AD8513 have excellent loop gain and phase response even when driving large resistive and capacitive loads.

Compared with Competitor A (see Figure 48) under the same conditions, with a 2.5 k Ω load at the output, the AD8510/AD8512/AD8513 have more than 8 MHz of bandwidth and a phase margin of more than 52°.

Competitor A, on the other hand, has only 4.5 MHz of bandwidth and 28° of phase margin under the same test conditions. Even with a 1 nF capacitive load in parallel with the 2 k Ω load at the output, the AD8510/AD8512/AD8513 show much better response than Competitor A, whose phase margin is degraded to less than 0, indicating oscillation.




Figure 47. Frequency Response of the AD8510/AD8512/AD8513




Figure 48. Frequency Response of Competitor A

PRECISION RECTIFIERS

Rectifying circuits are used in a multitude of applications. One of the most popular uses is in the design of regulated power supplies, where a rectifier circuit is used to convert an input sinusoid to a unipolar output voltage.

However, there are some potential problems with amplifiers used in this manner. When the input voltage (V_{IN}) is negative, the output is zero, and the magnitude of V_{IN} is doubled at the inputs of the op amp. If this voltage exceeds the power supply voltage, it can permanently damage some amplifiers. In addition, the op amp must come out of saturation when V_{IN} is negative. This delays the output signal because the amplifier requires time to enter its linear region.

Although the AD8510/AD8512/AD8513 have a very fast overdrive recovery time, which makes them great choices for the rectification of transient signals, the symmetry of the positive and negative recovery times is also important to keep the output signal undistorted.

Figure 49 shows the test circuit of the rectifier. The first stage of the circuit is a half-wave rectifier. When the sine wave applied at the input is positive, the output follows the input response. During the negative cycle of the input, the output tries to swing negative to follow the input, but the power supply restrains it to zero. In a similar fashion, the second stage is a follower during the positive cycle of the sine wave and an inverter during the negative cycle.




Figure 49. Half-Wave and Full-Wave Rectifiers




Figure 50. Half-Wave Rectifier Signal (OUT A in Figure 49)




Figure 51. Full-Wave Rectifier Signal (OUT B in Figure 49)

I-V CONVERSION APPLICATIONS

Photodiode Circuits

Common applications for I-V conversion include photodiode circuits where the amplifier is used to convert a current emitted by a diode placed at the positive input terminal into an output voltage.

The AD8510/AD8512/AD8513's low input bias current, wide bandwidth, and low noise make them each an excellent choice for various photodiode applications, including fax machines, fiber optic controls, motion sensors, and bar code readers.

The circuit shown in Figure 52 uses a silicon diode with zero bias voltage. This is known as a photovoltaic mode; this configuration limits the overall noise and is suitable for instrumentation applications.




Figure 52. Equivalent Preamplifier Photodiode Circuit

A larger signal bandwidth can be attained at the expense of additional output noise. The total input capacitance (C_t) consists of the sum of the diode capacitance (typically 3 pF to 4 pF) and the amplifier's input capacitance (12 pF), which includes external parasitic capacitance. C_t creates a pole in the frequency response that can lead to an unstable system. To ensure stability and optimize the bandwidth of the signal, a capacitor is placed in the feedback loop of the circuit shown in Figure 52. It creates a zero and yields a bandwidth whose corner frequency is $1/(2\pi(R_2C_f))$.

The value of R_2 can be determined by the ratio

$$V/I_D$$

where:

V is the desired output voltage of the op amp.

I_D is the diode current.

For example, if I_D is 100 μ A and a 10 V output voltage is desired, R_2 can be 100 k Ω . R_d (see Figure 52) is a junction resistance that drops typically by a factor of 2 for every 10°C increase in temperature.

A typical value for R_d is 1000 M Ω . Because $R_d \gg R_2$, the circuit behavior is not impacted by the effect of the junction resistance. The maximum signal bandwidth is

$$f_{MAX} = \sqrt{\frac{f_t}{2\pi R_2 C_t}}$$

where f_t is the unity-gain frequency of the amplifier.

C_f can be calculated by

$$C_f = \sqrt{\frac{C_t}{2\pi R_2 f_t}}$$

where f_t is the unity-gain frequency of the op amp, and it achieves a phase margin, ϕ_M , of approximately 45°.

A higher phase margin can be obtained by increasing the value of C_f . Setting C_f to twice the previous value yields approximately $\phi_M = 65^\circ$ and a maximal flat frequency response, but it reduces the maximum signal bandwidth by 50%.

Using the previous parameters with a $C_f \approx 1$ pF, the signal bandwidth is approximately 2.6 MHz.

Signal Transmission Applications

One popular signal transmission method uses pulse-width modulation. High data rates can require a fast comparator rather than an op amp. However, the need for sharp, undistorted signals can favor using a linear amplifier.

The AD8510/AD8512/AD8513 make excellent voltage comparators. In addition to a high slew rate, the AD8510/AD8512/AD8513 have a very fast saturation recovery time. In the absence of feedback, the amplifiers are in open-loop mode (very high gain). In this mode of operation, they spend much of their time in saturation.

The circuit shown in Figure 53 was used to compare two signals of different frequencies, namely a 100 Hz sine wave and a 1 kHz triangular wave. Figure 54 shows a scope plot of the resulting output waveforms. A pull-up resistor (typically 5 k Ω) can be connected from the output to V_{CC} if the output voltage needs to reach the positive rail. The trade-off is that power consumption is higher.




Figure 53. Pulse-Width Modulator




Figure 54. Pulse-Width Modulation

Crosstalk

Crosstalk, also known as channel separation, is a measure of signal feedthrough from one channel to another on the same IC. The AD8512/AD8513 have a channel separation of better than -90 dB for frequencies up to 10 kHz and of better than -50 dB for frequencies up to 10 MHz. Figure 56 shows the typical channel separation behavior between Amplifier A (driving amplifier) and each of the following: Amplifier B, Amplifier C, and Amplifier D.




Figure 55. Crosstalk Test Circuit




Figure 56. Channel Separation

The AD8510 single has two additional active terminals that are not present on the AD8512 dual or AD8513 quad devices. These pins are labeled null and are used for fine adjustment of the input offset voltage. Although the guaranteed maximum offset voltage at room temperature is $400 \mu\text{V}$ and over the -40°C to $+125^\circ\text{C}$ range is 800 mV maximum, this offset voltage can be reduced by adding a potentiometer to the null pins as shown in Figure 57. With the $20 \text{ k}\Omega$ potentiometer shown, the adjustment range is approximately $\pm 3.5 \text{ mV}$. The potentiometer parallels low value resistors in the drain circuit of the JFET differential input pair and allows unbalancing of the drain currents to change the offset voltage. If offset adjustment is not required, these pins must be left unconnected.

Caution must be used when adding adjusting potentiometers to any op amp with this capability for several reasons. First, there is gain from these nodes to the output; therefore, capacitive coupling from noisy traces to these nodes injects noise into the signal path. Second, the temperature coefficient of the potentiometer does not match the temperature coefficient of the internal resistors, so the offset voltage drift with temperature is slightly affected. Third, this provision is for adjusting the offset voltage of the op amp, not for adjusting the offset of the overall system. Although it is tempting to decrease the value of the potentiometer to attain more range, this adversely affects the dc and ac parameters. Instead, increase the potentiometer to $50 \text{ k}\Omega$ to decrease the range if needed.




Figure 57. Optional Offset Nulling Circuit

OUTLINE DIMENSIONS




Figure 58. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-8)
Dimensions shown in millimeters and (inches)




Figure 59. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters




Figure 60. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters




Figure 61. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-14)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Marking Code
AD8510ARMZ-REEL	–40°C to +125°C	8-Lead MSOP	RM-8	B7A#
AD8510ARMZ	–40°C to +125°C	8-Lead MSOP	RM-8	B7A#
AD8510ARZ	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510ARZ-REEL	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510ARZ-REEL7	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510BRZ	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510BRZ-REEL	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510BRZ-REEL7	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8512ARMZ-REEL	–40°C to +125°C	8-Lead MSOP	RM-8	B8A#
AD8512ARMZ	–40°C to +125°C	8-Lead MSOP	RM-8	B8A#
AD8512ARZ	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8512ARZ-REEL	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8512ARZ-REEL7	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8512BRZ	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8512BRZ-REEL	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8512BRZ-REEL7	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8513ARZ	–40°C to +125°C	14-Lead SOIC_N	R-14	
AD8513ARZ-REEL	–40°C to +125°C	14-Lead SOIC_N	R-14	
AD8513ARZ-REEL7	–40°C to +125°C	14-Lead SOIC_N	R-14	
AD8513ARUZ	–40°C to +125°C	14-Lead TSSOP	RU-14	
AD8513ARUZ-REEL	–40°C to +125°C	14-Lead TSSOP	RU-14	

¹ Z = RoHS Compliant Part, # denotes RoHS compliant product may be top or bottom marked.

