AD8420* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

EVALUATION KITS

· AD8237 and AD8420 Evaluation Board

DOCUMENTATION

Application Notes

 AN-1401: Instrumentation Amplifier Common-Mode Range: The Diamond Plot

Data Sheet

 AD8420: Wide Supply Range, Micropower, Rail-to-Rail Instrumentation Amplifier Data Sheet

Technical Books

 A Designer's Guide to Instrumentation Amplifiers, 3rd Edition, 2006

User Guides

 UG-513: Evaluating the AD8237 Micropower, Zero Drift, True Rail-to-Rail Instrumentation Amplifier and the AD8420 Wide Supply Range, Micropower, Rail-to-Rail Instrumentation Amplifier

TOOLS AND SIMULATIONS •

AD8420 SPICE Macro Model

REFERENCE DESIGNS 🖵

- CN0314
- CN0355

DESIGN RESOURCES

- · AD8420 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD8420 EngineerZone Discussions.

SAMPLE AND BUY 🖳

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

TABLE OF CONTENTS

Features
Applications
Pin Configuration
General Description
Revision History
Specifications
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Theory of Operation1
Architecture1
Setting the Gain1
-

Gain Accuracy	20
Input Voltage Range	20
Input Protection	20
Layout	21
Driving the Reference Pin	21
Input Bias Current Return Path	22
Radio Frequency Interference (RFI)	22
Output Buffering	23
Applications Information	24
AD8420 in Electrocardiography (ECG)	24
Classic Bridge Circuit	25
4 mA to 20 mA Single-Supply Receiver	25
Outline Dimensions	26
Ordering Guide	26

REVISION HISTORY

1/15—Rev. 0 to Rev. A	
Changes to Features Section	. 1
Changes to Specifications Section	. 3
Changes to Quiescent Current Parameter, Table 2	. 4
Changes to Common-Mode Rejection Ratio (CMRR)	
Parameter, Table 3 and Quiescent Current Parameter, Table 3	5
Changes to ESD Parameter, Table 4	. 7
Changes to Figure 9, Figure 11, Figure 13, and Figure 14	10
Changes to Figure 15, Figure 16 Caption, Figure 18 Caption,	
and Figure 20 Caption	
Changes to Figure 38	
Change to Figure 40 Caption	
Changes to Figure 56 Caption	17
Changes to Figure 57 Caption	18
Changes to Figure 58 and Architecture Section	19
Changes to Gain Accuracy Section	20
Changes to Driving the Reference Pin Section	21
Changes to Output Buffering Section	23
Changes to 4 mA to 20 mA Single-Supply Receiver Section	25

3/12—Revision 0: Initial Version

SPECIFICATIONS

 $+V_S = +5 \text{ V}, -V_S = 0 \text{ V}, V_{REF} = 0.5 \text{ V}, V_{+IN} = 0.5 \text{ V}, V_{-IN} = 0.5 \text{ V}, T_A = 25^{\circ}\text{C}, G = 1 \text{ to } 1000, R_L = 20 \text{ k}\Omega, \text{ specifications referred to input, unless otherwise noted.}$ All Table 2 limits are valid from $V_S = 3 \text{ V}$ to $V_S = \pm 5 \text{ V}$, unless otherwise specified.

Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
COMMON-MODE REJECTION RATIO (CMRR)	$V_{CM} = 0 \text{ V to } 2.7 \text{ V}$				
CMRR DC to 60 Hz		100			dB
CMRR at 1 kHz		100			dB
NOISE					
Voltage Noise					
Spectral Density	$f = 1 \text{ kHz}, V_{DIFF} \le 100 \text{ mV}$		55		nV/√Hz
Peak to Peak	$f = 0.1 \text{ Hz to } 10 \text{ Hz}, V_{DIFF} \le 100 \text{ mV}$		1.5		μV p-p
Current Noise					
Spectral Density	f = 1 kHz		80		fA/√Hz
Peak to Peak	f = 0.1 Hz to 10 Hz		3		рА р-р
VOLTAGE OFFSET					
Offset	$V_S = 3 V \text{ to } V_S = 5 V$			125	μV
	$V_S = \pm 5 \text{ V}$			150	μV
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			1	μV/°C
Offset RTI vs. Supply (PSR)	$V_S = 2.7 \text{ V to 5 V}$	86			dB
INPUTS	Valid for REF and FB pair, as well as +IN and -IN				
Input Bias Current ¹	T _A = +25°C		20	27	nA
	T _A = +85°C			24	nA
	$T_A = -40$ °C			30	nA
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		30		pA/°C
Input Offset Current	T _A = +25°C			1	nA
	$T_A = +85^{\circ}C$			1	nA
	$T_A = -40$ °C			1	nA
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.5		pA/°C
Input Impedance					
Differential			130 2		MΩ pF
Common Mode			1000 2		MΩ pF
Differential Input Operating Voltage	$T_A = -40$ °C to $+85$ °C	-1		+1	V
Input Operating Voltage (+IN, –IN, REF, or FB)	$T_A = +25$ °C	−V _s − 0.15		$+V_{S}-2.2$	V
	T _A = +85°C	$-V_{s} - 0.05$		$+V_{S}-1.8$	V
	$T_A = -40$ °C	$-V_{S} - 0.2$		$+V_{S}-2.7$	V
DYNAMIC RESPONSE					
Small Signal –3 dB Bandwidth					
G = 1			250		kHz
G = 10			25		kHz
G = 100			2.5		kHz
G=1000			0.25		kHz
Settling Time 0.01%	$V_S = \pm 5 V$				
G = 1	−1 V to +1 V output step		3		μs
G = 10	-4.5 V to +4.5 V output step		130		μs
G = 100	-4.5 V to +4.5 V output step		1		ms
Slew Rate			1		V/µs

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
GAIN ²	G = 1 + (R2/R1)				
Gain Range		1		1000	V/V
Gain Error					
G = 1	$V_{OUT} = 0.1 \text{ V to } 1.1 \text{ V, } V_{REF} = 0.1 \text{ V}$			0.02	%
G = 10 to 1000	$V_{OUT} = 0.2 \text{ V to } 4.8 \text{ V}$		0.05	0.1	%
Gain vs. Temperature	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			10	ppm/°C
OUTPUT					
Output Swing	$V_S = 5 \text{ V}$, $R_L = 10 \text{ k}\Omega$ to midsupply				
	$V_S = \pm 5 \text{ V}$, $R_L = 20 \text{ k}\Omega$ to ground				
	T _A = +25°C	$-V_{s} + 0.1$		$+V_{S}-0.15$	V
	$T_A = +85^{\circ}C$	$-V_{s} + 0.1$		$+V_{S}-0.2$	V
	$T_A = -40^{\circ}C$	$-V_{s} + 0.1$		$+V_{S}-0.15$	V
Short-Circuit Current			10		mA
POWER SUPPLY					
Operating Range	Single-supply operation ³	2.7		36	V
Quiescent Current	$V_S = 5 V$				
	$T_A = +25^{\circ}C$	55	70	90	μΑ
	$T_A = +85^{\circ}C$			110	μΑ
	$T_A = -40^{\circ}C$			75	μΑ
TEMPERATURE RANGE					
Specified		-40		+85	°C
Operational ⁴		-40		+125	°C

¹ The input stage uses PNP transistors; therefore, input bias current always flows out of the device.

² For G > 1, errors from External Resistor R1 and External Resistor R2 should be considered in addition to these specifications, including error from FB pin bias current. ³ Minimum supply voltage indicated for $V_{+|N|}$, $V_{-|N|}$, and $V_{REF} = 0$ V. ⁴ See the Typical Performance Characteristics section for operation between 85°C and 125°C.

 $+V_S = +15 \text{ V}, -V_S = -15 \text{ V}, V_{REF} = 0 \text{ V}, T_A = 25^{\circ}\text{C}, G = 1 \text{ to } 1000, R_L = 20 \text{ k}\Omega, \text{ specifications referred to input, unless otherwise noted.}$

Table 3.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
COMMON-MODE REJECTION RATIO (CMRR)	$V_{CM} = -10 \text{ V to } +10 \text{ V}$				
CMRR DC to 60 Hz		92			dB
CMRR at 1 kHz		92			dB
NOISE					
Voltage Noise					
Spectral Density	$f = 1 \text{ kHz}, V_{DIFF} \le 100 \text{ mV}$		55		nV/√Hz
Peak to Peak	$f = 0.1 \text{ Hz to } 10 \text{ Hz}, V_{DIFF} \le 100 \text{ mV}$		1.5		μV p-p
Current Noise					' ' '
Spectral Density	f = 1 kHz		80		fA/√Hz
Peak to Peak	f = 0.1 Hz to 10 Hz		3		рА р-р
VOLTAGE OFFSET					
Offset	$V_s = \pm 15 V^1$			250	μV
Average Temperature Coefficient	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			1	μV/°C
Offset RTI vs. Supply (PSR)	$V_s = \pm 15 \text{ V}$	100			dB
INPUTS	Valid for REF and FB pair, as well				
	as +IN and –IN				
Input Bias Current ²	$T_A = +25$ °C		20	27	nA
	$T_A = +85^{\circ}C$			24	nA
	$T_A = -40$ °C			30	nA
Average Temperature Coefficient	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		30		pA/°C
Input Offset Current	$T_A = +25$ °C			1	nA
	T _A = +85°C			1	nA
	$T_A = -40$ °C			1	nA
Average Temperature Coefficient	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		0.5		pA/°C
Input Impedance					'
Differential			130 3		MΩ pF
Common Mode			1000 3		MΩ pF
Differential Input Operating Voltage	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-1	"	1	V
Input Operating Voltage (+IN, –IN, REF, or FB)	T _A = +25°C	$-V_{s} - 0.15$		$+V_{S}-2.2$	V
	T _A = +85°C	$-V_{s} - 0.05$		$+V_{S}-1.8$	V
	$T_A = -40$ °C	$-V_{s} - 0.2$		$+V_{s}-2.7$	V
DYNAMIC RESPONSE					
Small Signal –3 dB Bandwidth					
G = 1			250		kHz
G = 10			25		kHz
G = 100			2.5		kHz
G=1000			0.25		kHz
Settling Time 0.01%					
G = 1	-1 V to +1 V output step		3		μs
G = 10	-5 V to +5 V output step		130		μs
G = 100	−5 V to +5 V output step		1		ms
Slew Rate	h h		1		V/µs
GAIN ³	G = 1 + (R2/R1)				
Gain Range		1		1000	V/V
Gain Error		'			
G=1	$V_{OUT} = \pm 1 V$			0.02	%
G = 10 to 1000	$V_{OUT} = \pm 10 \text{ V}$		0.05	0.1	%
Gain vs. Temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			10	ppm/°C

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
OUTPUT					
Output Swing					
$R_L = 20 \text{ k}\Omega$ to Ground	T _A = +25°C	$-V_{s} + 0.13$		$+V_{S}-0.2$	V
	$T_A = +85^{\circ}C$	$-V_{s} + 0.15$		$+V_{S}-0.23$	V
	$T_A = -40^{\circ}C$	$-V_{s} + 0.11$		$+V_{S}-0.16$	V
Short-Circuit Current			10		mA
POWER SUPPLY					
Operating Range	Dual-supply operation ⁴	±2.7		±18	V
Quiescent Current	$V_S = \pm 15 \text{ V}$				
	T _A = +25°C	70	85	120	μΑ
	T _A = +85°C			145	μΑ
	$T_A = -40^{\circ}C$			110	μΑ
TEMPERATURE RANGE					
Specified		-40		+85	°C
Operational ⁵		-40		+125	°C

¹ See the Typical Performance Characteristics section for the offset voltage vs. supply. ² The input stage uses PNP transistors; therefore, input bias current always flows out of the device.

³ For G > 1, errors from External Resistor R1 and External Resistor R2 should be considered in addition to these specifications, including error from FB pin bias current.

⁴ Minimum positive supply voltage indicated for $V_{+lN_1}V_{-lN_2}$, and $V_{REF} = 0$ V. With $V_{+lN_2}V_{-lN_3}$ and $V_{REF} = -V_S$, minimum supply is ± 1.35 V. ⁵ See the Typical Performance Characteristics section for operation between 85°C and 125°C.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	±18 V
Output Short-Circuit Current	Indefinite
Maximum Voltage at –IN or +IN	$-V_S + 40 V$
Minimum Voltage at –IN or +IN	$-V_{S} - 0.5 V$
Maximum Voltage at REF or FB	$+V_S + 0.5 V$
Minimum Voltage at REF or FB	$-V_{S} - 0.5 V$
Storage Temperature Range	−65°C to +150°C
ESD	
Human Body Model	4 kV
Charge Device Model	1.25 kV
Machine Model	0.2 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for a device in free air.

Table 5.

Package	Ө ЈА	Unit
8-Lead MSOP, 4-Layer JEDEC Board	135	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NC	This pin is not connected internally. For best CMRR vs. frequency and leakage performance, connect this pin to negative supply.
2	+IN	Positive Input.
3	-IN	Negative Input.
4	-Vs	Negative Supply.
5	+V _s	Positive Supply.
6	REF	Reference Input.
7	FB	Feedback Input.
8	V _{OUT}	Output.

TYPICAL PERFORMANCE CHARACTERISTICS

T = 25°C, $+V_S = 5$ V, $R_L = 20$ k Ω , unless otherwise noted.




Figure 3. Typical Distribution of Input Offset Voltage




Figure 4. Typical Distribution of Input Bias Current




Figure 5. Typical Distribution of Input Offset Current




Figure 6. Typical Distribution of CMRR




Figure 7. Typical Distribution of REF, FB Bias Current




Figure 8. Typical Distribution of REF, FB Offset Current




Figure 9. Input Overvoltage Performance, G = 1




Figure 10. Input Overvoltage Performance, G = 1, $VS = \pm 15 V$




Figure 11. Input Overvoltage Performance, G = 100




Figure 12. Input Overvoltage Performance, G = 100, $V_S = \pm 15 \text{ V}$

09945-312




Figure 13. Input Common-Mode Voltage vs. Output Voltage, G = 1, $V_S = \pm 15$ V




Figure 14. Input Common-Mode Voltage vs. Output Voltage, G = 1, $V_S = 5$ V, $V_{REF} = 0$ V




Figure 15. Input Common-Mode Voltage vs. Output Voltage, G = 1, $V_S = 5$ V, $V_{REF} = 2.5$ V




Figure 16. Input Common-Mode Voltage vs. Output Voltage, G = 1, $V_S = 2.7$ V, $V_{REF} = 0$ V




Figure 17. Input Common-Mode Voltage vs. Output Voltage, $G = 100, V_S = \pm 15 \text{ V}$




Figure 18. Input Common-Mode Voltage vs. Output Voltage, G = 100, $V_S = 5$ V, $V_{REF} = 0$ V




Figure 19. Input Common-Mode Voltage vs. Output Voltage, G = 100, $V_S = 5$ V, $V_{REF} = 2.5$ V




Figure 20. Input Common-Mode Voltage vs. Output Voltage, $G = 100, V_S = 2.7 V, V_{REF} = 0 V$




Figure 21. Input Bias Current vs. Common-Mode Voltage




Figure 22. Input Bias Current vs. Differential Input Voltage, $V_S = \pm 15$




Figure 23. PSRR vs. Frequency on 5 V Supply




Figure 24. Positive PSRR vs. Frequency, RTI, $V_S = \pm 15 \text{ V}$




Figure 25. Negative PSRR vs. Frequency, RTI, $V_S = \pm 15 \text{ V}$




Figure 26. Gain vs. Frequency




Figure 27. Gain vs. Frequency, 2.7 V Single Supply




Figure 28. CMRR vs. Frequency, RTI, $V_S = \pm 15 V$




Figure 29. CMRR vs. Frequency, RTI, 1 k Ω Source Imbalance, $V_S = \pm 15~V$




Figure 30. CMRR vs. Differential Input Voltage




Figure 31. Supply Current vs. Temperature, $V_S = +5 \text{ V}$




Figure 32. Input Bias Current and Input Offset Current vs. Temperature




Figure 33. FB, REF Bias Current and FB, REF Offset Current vs. Temperature




Figure 34. Gain Error vs. Temperature, G = 1, $V_{IN} = \pm 1$ V, $V_S = \pm 15$ V




Figure 35. Gain Error vs. Temperature, G = 1, V_{IN} = ±0.1 V, V_S = ±15 V




Figure 36. Offset Drift




Figure 37. CMRR vs. Temperature, G = 1, $V_S = \pm 15 V$




Figure 38. Output Voltage Swing vs. Supply Voltage, $R_L = 20 \text{ k}\Omega$




Figure 39. Output Voltage Swing vs. Load Resistance, $V_S = 5 V$




Figure 40. Output Voltage Swing vs. Output Current, $V_S = 5 V$




Figure 41. Output Voltage Swing vs. Load Resistance, $V_S = \pm 15 \text{ V}$




Figure 42. Output Voltage Swing vs. Output Current, $V_S = \pm 15$




Figure 43. Voltage Noise Spectral Density vs. Frequency, RTI




Figure 44. 0.1 Hz to 10 Hz RTI Voltage Noise, G = 1




Figure 45. Current Noise Spectral Density vs. Frequency




Figure 46. 0.1 Hz to 10 Hz Current Noise




Figure 47. Large Signal Frequency Response




Figure 48. Large Signal Pulse Response and Settling Time, G = 1




Figure 49. Large Signal Pulse Response and Settling Time, G = 10




Figure 50. Large Signal Pulse Response and Settling Time, G = 100




Figure 51. Small Signal Pulse Response, G = 1, $R_L = 20 \text{ k}\Omega$, $C_L = 100 \text{ pF}$




Figure 52. Small Signal Pulse Response, G = 10, $R_L = 20 \text{ k}\Omega$, $C_L = 100 \text{ pF}$




Figure 53. Small Signal Pulse Response, G = 100, $R_L = 20 \text{ k}\Omega$, $C_L = 100 \text{ pF}$




Figure 54. Small Signal Pulse Response, G = 1000, R_L = 20 k Ω , C_L = 100 pF




Figure 55. Small Signal Response with Various Capacitive Loads, $G = 1, R_L = \infty$




Figure 56. Supply Current vs. Total Supply Voltage




Figure 57. Offset Voltage vs. Total Supply Voltage

THEORY OF OPERATION




Figure 58. Simplified Schematic

ARCHITECTURE

The AD8420 is based on an indirect current feedback topology consisting of three amplifiers: two matched transconductance amplifiers that convert voltage to current and one integrator amplifier that converts current to voltage.

For the AD8420, assume that all initial voltages and currents are zero until a positive differential voltage is applied between the inputs, +IN and –IN. Transconductance Amplifier g_{m1} converts this input voltage into a current, I1. Because the voltage across g_{m2} is initially zero, I2 is zero and I3 equals I1.

I3 is integrated to the output, making the output voltage, $V_{\rm OUT}$, increase. This voltage continues to increase until the same differential input voltage across the inputs of $g_{\rm m1}$ is replicated across the inputs of $g_{\rm m2}$, generating a current (I2) equal to I1. This reduces the Difference Current I3 to zero so that the output remains at a stable voltage. The gain in the configuration shown in Figure 58 is set by R2 and R1.

In traditional instrumentation amplifiers, the input common-mode voltage can limit the available output swing, typically depicted in a hexagon plot. Because the AD8420 converts the input differential signals to current, this limit does not apply. This is particularly important when amplifying a signal with a common-mode voltage near one of the supply rails.

To improve robustness and ease of use, the AD8420 includes differential voltage protection to limit the current into its inputs to a safe level. This protection scheme allows wide differential input voltages without damaging the device.

SETTING THE GAIN

The transfer function of the AD8420 is

$$V_{OUT} = G(V_{+IN} - V_{-IN}) + V_{REF}$$

where
$$G = 1 + \frac{R2}{R1}$$
.

Table 7. Suggested Resistors for Various Gains, 1% Resistors

R1 (kΩ)	R2 (kΩ)	Gain
None	Short	1.00
49.9	49.9	2.00
20	80.6	5.03
10	90.9	10.09
5	95.3	20.06
2	97.6	49.8
1	100	101
1	200	201
1	499	500
1	1000	1001

While the ratio of R2 to R1 sets the gain, the designer determines the absolute value of the resistors. Larger values reduce power consumption and output loading; smaller values limit the FB input bias current and offset current error. For best output swing and distortion performance, keep $(R1 + R2) \mid\mid R_L \ge 20 \text{ k}\Omega$.

A method that allows large value feedback resistors while limiting FB bias current error is to place a resistor of value R1 \parallel R2 in series with the REF terminal, as shown in Figure 59. At higher gains, this resistor can simply be the same value as R1.




Figure 59. Cancelling Out Error from FB Input Bias Current

GAIN ACCURACY

Unlike most instrumentation amplifiers, the relative match of the two gain setting resistors determines the gain accuracy of the AD8420 rather than a single resistor. For example, if two resistors have exactly the same absolute error, there is no error in gain. Conversely, two 1% resistors can cause approximately 2% maximum gain error at high gains. Temperature coefficient mismatch of the gain setting resistors increases the gain drift of the instrumentation amplifier circuit, according to the gain equation. Because these external resistors do not have to match any on-chip resistors, resistors with good TC tracking can achieve excellent gain drift. Even with standard thin film resistors, the AD8420 can still achieve better gain drift than most instrumentation amplifiers.

When the differential voltage at the inputs approaches the differential input limit, the diodes start to conduct, limiting the voltage seen by the inputs of amplifier g_{ml} . This can look like increased gain error at large differential inputs. Performance of the AD8420 is specified for $\pm 1~V$ differential from $-40^{\circ}C$ to $+85^{\circ}C$. However, at higher temperatures, the reduced forward voltage of the diodes limits the differential input to a smaller voltage. Figure 60 tracks 1% error across the operating temperature range to show the effect of temperature on the input limit.




Figure 60. Differential Input Limit vs. Temperature

INPUT VOLTAGE RANGE

The allowed input range of the AD8420 is much simpler than traditional architectures. For the transfer function of the AD8420 to be valid, the input voltage should follow two rules:

- Keep the differential input voltage within ±1 V.
- Keep the voltage on the +IN, –IN, REF, and FB pins in the specified input voltage range.

Because the output swing is completely independent of the input common-mode voltage, there are no hexagonal figures or complicated formulas to follow, and no limitation for the output swing the amplifier has for input signals with changing common mode.

INPUT PROTECTION

The current into the AD8420 inputs is limited internally. This ensures that the diodes that limit the differential voltage seen by the internal amplifier do not draw excessive current when they turn on. The device can handle large differential input voltages, regardless of the amount of gain applied, without damage. As a result, the AD8420 inputs are protected from voltages beyond the positive rail. If voltages beyond the negative rail are expected, external protection must be used.

Keep all of the AD8420 terminals within the voltage range specified in the Absolute Maximum Ratings section. All terminals of the AD8420 are protected against ESD.

Input Voltages Beyond the Rails

For applications that require protection beyond the negative rail, one option is to use an external resistor in series with each input to limit current during overload conditions. In this case, size the resistors to limit the current into the AD8420 to 6 mA.

$$R_{PROTECT} \ge (Negative Supply - V_{IN})/6 \text{ mA}$$

Although the AD8420 inputs must still be kept within the $-V_s$ + 40 V limitation, the I \times R drop across the protection resistor increases the protection on the positive side to approximately

$$(40 \text{ V} + Negative Supply) + 300 \mu\text{A} \times R_{PROTECT}$$

An alternate protection method is to place diodes at the AD8420 inputs to limit voltage and resistors in series with the inputs to limit the current into these diodes. To keep input bias current at a minimum for normal operation, use low leakage diode clamps, such as the BAV199. The AD8420 also combines well with TVS diodes, such as the PTVSxS1UR.




Figure 61. Protection for Voltages Beyond the Rails

Large Differential Input Voltage

The AD8420 is able to handle large differential input voltage without damage to the device. Refer to Figure 9, Figure 10, Figure 11, and Figure 12 for overvoltage performance. The AD8420 differential voltage is internally limited with diodes to ±1 V. If this limit is exceeded, the diodes start to conduct and draw current, as shown in Figure 22. This current is limited internally to a value that is safe for the AD8420, but if the input current cannot be tolerated in the system, place resistors in series with each input with the following value:

$$R_{PROTECT} \ge \frac{1}{2} \left(\frac{\left| V_{DIFF} \right| - 1 \,\mathrm{V}}{I_{MAX}} \right)$$

LAYOUT

Common-Mode Rejection Ratio over Frequency

Poor layout can cause some of the common-mode signal to be converted to a differential signal before reaching the in-amp. This conversion can occur when the path to the positive input pin has a different frequency response than the path to the negative input pin. For best CMRR vs. frequency performance, the input source impedance and capacitance of each path should be closely matched. This includes connecting Pin 1 to $-V_s$, which matches the parasitic capacitance and the leakage between the inputs and adjacent pins. Place additional source resistance in the input path (for example, for input protection) close to the in-amp inputs to minimize their interaction with the parasitic capacitance from the printed circuit board (PCB) traces.

Power Supplies

Use a stable dc voltage to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance. For more information, see the PSRR performance curves in Figure 24 and Figure 25.

Place a 0.1 μ F capacitor as close as possible to each supply pin. As shown in Figure 62, a 10 μ F tantalum capacitor can be used farther away from the device. This capacitor, which is intended to be effective at low frequencies, can usually be shared by other precision integrated circuits. Keep the traces between these integrated circuits short to minimize interaction of the trace parasitic inductance with the shared capacitor.




Figure 62. Supply Decoupling, REF, and Output Referred to Local Ground

Reference

The output voltage of the AD8420 is developed with respect to the potential on the reference terminal. Take care to tie REF to the appropriate local ground. The differential voltage at the inputs is reproduced between the REF and FB pins; therefore, it is important to set V_{REF} so that the voltage at FB does not exceed the input range.

DRIVING THE REFERENCE PIN

Traditional instrumentation amplifier architectures require the reference pin to be driven with a low impedance source. In these architectures, impedance at the reference pin degrades both CMRR and gain accuracy. With the AD8420 architecture, resistance at the reference pin has no effect on CMRR.




Figure 63. Calculating Gain with Reference Resistance

Resistance at the reference pin does affect the gain of the AD8420, but if this resistance is constant, the gain setting resistors can be adjusted to compensate. For example, the AD8420 can be driven with a voltage divider to level shift the output as shown in Figure 64.




Figure 64. Using Resistor Divider to Set Reference Voltage




Figure 65. Creating an IBIAS Path

INPUT BIAS CURRENT RETURN PATH

The input bias current of the AD8420 must have a return path to ground. When the source, such as a thermocouple, cannot provide a return current path, create one, as shown in Figure 65.

RADIO FREQUENCY INTERFERENCE (RFI)

All instrumentation amplifiers can rectify high frequency out-of-band signals. Once rectified, these signals appear as dc offset errors at the output. High frequency signals can be filtered with a low-pass RC network placed at the input of the instrumentation amplifier, as shown in Figure 66. The filter limits the input signal bandwidth according to the following relationship:

$$FilterFrequency_{DIFF} = \frac{1}{2\pi R(2C_D + C_C)}$$

$$FilterFrequency_{CM} = \frac{1}{2\pi RC_C}$$

where $C_D \ge 10 \ C_C$.




Figure 66. Suggested RFI Suppression Filter

 C_D affects the differential signal and C_C affects the common-mode signal. Values of R and C_C are chosen to minimize out of band RFI at the expense of reduced signal bandwidth. Mismatch between the $R \times C_C$ at the positive input and the $R \times C_C$ at the negative input degrades the CMRR of the AD8420. By using a value of C_D that is at least one magnitude larger than C_C , the effect of the mismatch is reduced and performance is improved.

OUTPUT BUFFERING

The AD8420 is designed to drive loads of 20 k Ω or greater but can deliver up to 10 mA to heavier loads at lower output voltage swings (see Figure 42). If more output current is required, buffer the AD8420 output with a precision op amp. Figure 67 shows the recommended configuration using the ADA4692-2 with a single supply. This low power op amp can swing its output from 1 V to 4 V on a single 5 V supply while sourcing or sinking more than 30 mA of current. When using this configuration, the load seen by the AD8420 is approximately R1 + R2.




Figure 67. Output Buffering

Because the ADA4692-2 is a dual op amp, another op amp is now free for use as an active filter stage or to buffer another AD8420 output on the same PCB. Figure 68 shows another suggestion for how to use this second op amp. In this circuit, the voltage from the wiper of a potentiometer is buffered by the ADA4692-2, allowing a variable level shift of the output. Resistors above and below the potentiometer reduce the total range of the level shift but increase the precision. If the potentiometer were connected directly to the REF pin of the AD8420, gain error would be introduced from the variable resistance. The potentiometer can be tuned in hardware or software, depending on the type of potentiometer chosen. For a list of digital potentiometers made by Analog Devices, Inc., visit www.analog.com/digitalpotentiometers.




Figure 68. Variable Level Shift

APPLICATIONS INFORMATION

AD8420 IN ELECTROCARDIOGRAPHY (ECG)

A high-pass filter is commonly used in ECG signal conditioning circuitry to remove electrode offset and motion artifacts. To avoid degrading the input impedance and CMRR of the system, this filtering is typically implemented after the instrumentation amplifier, which limits the gain that can be applied with the instrumentation amplifier.

With a 3-op-amp instrumentation amplifier, gain is applied in the first stage. Because of this, the electrode offset is gained and then must be removed afterward with a high-pass filter. In the AD8420 architecture, the offset can be accounted for in the input stage

by unbalancing the transconductance amplifier at the REF and FB pins. In the steady state, the offset at the input is not gained to the output, and higher frequency signals can be gained and passed through. Using the AD8420 in this way, the offset tolerance is nearly the differential input range of the device (± 1 V).

Figure 69 shows an ECG front end that applies a gain of 100 to the signal while rejecting dc and high frequencies. This circuit combines the AD8420 with the AD8657, which is a low power, low cost, dual, precision CMOS op amp.





Figure 69. AD8420 in an ECG Front End

CLASSIC BRIDGE CIRCUIT

Figure 70 shows the AD8420 configured to amplify the signal from a classic resistive bridge. This circuit works in dual-supply mode or single-supply mode. Typically, the same voltage that powers the instrumentation amplifier excites the bridge. Connecting the bottom of the bridge to the negative supply of the instrumentation amplifier sets up an input common-mode voltage that is located midway between the supply voltages. The voltage on the REF pin can be varied to suit the application. For example, the REF pin is tied to the V_{REF} pin of an analog-to-digital converter (ADC) whose input range is $(V_{\text{REF}} \pm V_{\text{IN}})$. With an available output swing on the AD8420 of $(-V_{\text{S}} + 100 \text{ mV})$ to $(+V_{\text{S}} - 150 \text{ mV})$, the maximum programmable gain is simply this output range divided by the input range.



4 mA TO 20 mA SINGLE-SUPPLY RECEIVER

The 90 μ A maximum supply current, input range that goes below ground, and low drift characteristics make the AD8420 a very good candidate for use in a 4 mA to 20 mA loop. Figure 71 shows how a signal from a 4 mA to 20 mA transducer can be interfaced to the AD8420. The signal from a 4 mA to 20 mA transducer is single-ended, which initially suggests the need for a simple shunt resistor to ground to convert the current to a voltage. However, any line resistance in the return path (to the transducer) adds a current-dependent offset error; therefore, the current must be sensed differentially.

In this example, a 5 Ω shunt resistor generates a differential voltage at the inputs of the AD8420 between 20 mV (for 4 mA in) and 100 mV (for 20 mA in) with a very low common-mode value. With the gain resistors shown, the AD8420 amplifies the 100 mV input voltage by a factor of 40 to 4.0 V.




Figure 71. 4 mA to 20 mA Receiver Circuit

OUTLINE DIMENSIONS




Figure 72. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
AD8420ARMZ	−40°C to +85°C	8-Lead Mini Small Outline Package [MSOP], Tube	RM-8	Y3Y
AD8420ARMZ-R7	−40°C to +85°C	8-Lead Mini Small Outline Package [MSOP], 7-Inch Tape and Reel	RM-8	Y3Y
AD8420ARMZ-RL	−40°C to +85°C	8-Lead Mini Small Outline Package [MSOP], 13-Inch Tape and Reel	RM-8	Y3Y

¹ Z = RoHS Compliant Part.

