## **TABLE OF CONTENTS**

Features	1
Applications	1
General Description	1
Pin Connection Diagram	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	7
Maximum Power Dissipation	7
ESD Caution	7
Pin Configuration and Function Descriptions	8
Typical Performance Characteristics	10
Test Circuit	19
Theory of Operation	20
Input Stage	20

## **REVISION HISTORY**

7/15—Rev. C to Rev. D
Changed SELECT to DISABLE/SELECT, NC to DNC, V <sub>S+</sub> to
$+V_s$ , and $V_{s-}$ to $-V_s$ Throughout
Changes to Features Section, Figure 1, and General Description
Section1
Changes to Table 1
Changes to Table 2 4
Changes to Table 3
Added Pin Configurations and Function Descriptions Section 8
Added Figure 4, Figure 5, Table 5, and Table 6; Renumbered
Sequentially
Added Figure 6, Figure 7, Table 7, and Table 89
Changes to Figure 10 Caption and Figure 13 Caption10
Changes to Figure 16 Caption and Figure 19 Caption11
Changes to Figure 20 Caption and Figure 21 12
Changes to Figure 26 Caption
Changes to Figure 36 and Figure 3714
Changes to Figure 4215
Changes to Figure 50 Caption17
Added Test Circuit Section and Figure 59 19
Changes to Theory of Operation Section
Changes to Crossover Selection Section and Figure 61
Changes to Wideband Operation Section, Figure 62, Figure 63,
and Figure 64
Changes to PCB Layout Section

Crossover Selection	20
Output Stage	21
DC Errors	21
Wideband Operation	22
Circuit Considerations	22
Applications Information	24
Using the DISABLE/SELECT Pin	24
Driving a 16-Bit ADC	24
Band-Pass Filter	25
Design Tools and Technical Support	25
Outline Dimensions	26
Ordering Guide	27
Automotive Products	27

# Changes to Using the DISABLE/SELECT Pin Section and Table 6 24 Changes to Figure 67 and Design Tools and Technical Support Section 25 Updated Outline Dimensions 26 Changes to Ordering Guide 27 Added Automotive Products Section 27

## 3/05—Rev. B to Rev. C

Updated Format	. Universal
Change to Figure 1	1

#### 10/03—Rev. A to Rev. B

Changes to	Figure	1	1
onungeo ro		-	-

## 8/03—Rev. 0 to Rev. A

Addition of AD8028	Universal
Changes to General Description	1
Changes to Figure 1, Figure 3, Figure 4, Figure 8, Fig	gure 13,
Figure 15, Figure 17	1, 6, 7, 8, 9
Changes to Figure 58, Figure 60	
Changes to Specifications	3
Updated Outline Dimensions	
Updated Ordering Guide	

3/03—Revision 0: Initial Version

## **SPECIFICATIONS**

 $\rm V_{S}$  = ±5 V at  $\rm T_{A}$  = 25°C,  $\rm R_{L}$  = 1 k\Omega to midsupply, G = +1, unless otherwise noted.

## Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Мах	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$G = +1, V_{OUT} = 0.2 V p-p$	138	190		MHz
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	138			MHz
	$G = +1, V_{OUT} = 2 V p - p$	20	32		MHz
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	20			MHz
Bandwidth for 0.1 dB Flatness	$G = +2, V_{OUT} = 0.2 V p - p$		16		MHz
Slew Rate	$G = +1, V_{OUT} = 2V$ step		90		V/µs
	$G = -1$ , $V_{OUT} = 2V$ step		100		V/µs
Settling Time to 0.1%	$G = +2, V_{OUT} = 2 V step$		35		ns
NOISE/DISTORTION PERFORMANCE					
Spurious-Free Dynamic Range (SFDR)	$f_{c} = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_{F} = 24.9 \Omega$		120		dBc
	$f_{c} = 5 \text{ MHz}, V_{out} = 2 \text{ V p-p}, R_{F} = 24.9 \Omega$		80		dBc
Input Voltage Noise	f = 100 kHz		4.3		nV/√Hz
Input Current Noise	f = 100 kHz		1.6		pA/√Hz
Differential Gain Error	NTSC, $G = +2$ , $R_1 = 150 \Omega$		0.1		%
Differential Phase Error	NTSC, G = +2, $R_1 = 150 \Omega$		0.2		Degrees
Crosstalk, Output to Output	$G = +1, R_L = 100 \Omega, V_{OUT} = 2 V p - p, V_S = \pm 5 V at 1 MHz$		-93		dB
DC PERFORMANCE					
Input Offset Voltage	$\overline{\text{DISABLE}}$ /SELECT = tristate or open, PNP active		200	800	μV
production of the second se	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			850	μV
	$\overline{\text{DISABLE}/\text{SELECT}} = \text{high, NPN active}$		240	900	μV
	AD8028W only: $T_{MIN}$ to $T_{MAX}$		210	900	μV
Input Offset Voltage Drift			1.50	900	μv μV/°C
Input Bias Current <sup>1</sup>	$V_{\rm CM} = 0$ V, NPN active		4	6	μν/ C μΑ
input bias current			4	0	μA μA
	$T_{MIN}$ to $T_{MAX}$ AD8028W only: $T_{MIN}$ to $T_{MAX}$		4	6	• .
	$V_{CM} = 0 V$ , PNP active		-8	-11	μA 
			-8 -8	-11	μΑ
	$T_{MIN}$ to $T_{MAX}$		-0	11	μA
have to Offeret Comment	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>		.01	-11	μΑ
Input Offset Current	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	100	±0.1	±0.9	μA
Open-Loop Gain INPUT CHARACTERISTICS	$V_{OUT} = \pm 2.5 \text{ V}, \text{ AD8028W only: } T_{MIN} \text{ to } T_{MAX}$	100	110		dB
			<i>(</i>		140
Input Impedance			6		MΩ
Input Capacitance			2		pF
Input Common-Mode Voltage Range			-5.2 to +5.2		V
Common-Mode Rejection Ratio	$V_{CM} = \pm 2.5 V$	90	110		dB
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	88			dB
DISABLE/SELECT PIN					
Selection Input Voltage					
Crossover Low	T <sub>MIN</sub> to T <sub>MAX</sub>	-3.0			V
Crossover High <sup>2</sup>	Tristate < $\pm 20 \ \mu$ A, T <sub>MIN</sub> to T <sub>MAX</sub>		−3.9 to −3.7		V
Disable Input Voltage	T <sub>MIN</sub> to T <sub>MAX</sub>			-4.6	V
Disable Switching Speed	50% of input to <10% of final $V_{OUT}$		980		ns
Enable Switching Speed			45		ns

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
OUTPUT CHARACTERISTICS					
Output Overdrive Recovery Time (Rising/Falling Edge)	$V_{IN} = +6 V \text{ to } -6 V, G = -1$		40/45		ns
Output Voltage Swing	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	-4.9 to +4.9	-4.94 to +4.94		V
Short-Circuit Output	Sinking and sourcing		120		mA
Off Isolation	$V_{IN} = 0.2 \text{ V p-p}, f = 1 \text{ MHz}, \overline{\text{DISABLE}/\text{SELECT}} = \text{low}$		-49		dB
Capacitive Load Drive	30% overshoot		20		рF
POWER SUPPLY					
Operating Range		2.7		12	V
Quiescent Current per Amplifier			6.5	8.5	mA
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			9.5	mA
Quiescent Current (Disabled)	DISABLE/SELECT = low		370	500	μA
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			500	μΑ
Power Supply Rejection Ratio	$V_s \pm 1 V$ , AD8028W only: $T_{MIN}$ to $T_{MAX}$	90	110		dB

<sup>1</sup> No sign or a plus sign indicates current into the pin; a minus sign indicates current out of the pin.

<sup>2</sup> It is recommended to float the DISABLE/SELECT pin for crossover high mode.

 $\rm V_{S}$  = 5 V at  $\rm T_{A}$  = 25°C,  $\rm R_{L}$  = 1 k\Omega to midsupply, G = +1, unless otherwise noted.

Table	2.
-------	----

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$G = +1, V_{OUT} = 0.2 V p - p$	131	185		MHz
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	131			MHz
	$G = +1, V_{OUT} = 2 V p - p$	18	28		MHz
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	18			MHz
Bandwidth for 0.1 dB Flatness	$G = +2, V_{OUT} = 0.2 V p-p$		12		MHz
Slew Rate	$G = +1, V_{OUT} = 2 V step$		85		V/µs
	$G = -1$ , $V_{OUT} = 2 V$ step		100		V/µs
Settling Time to 0.1%	$G = +2$ , $V_{OUT} = 2 V$ step		40		ns
NOISE/DISTORTION PERFORMANCE					
Spurious-Free Dynamic Range (SFDR)	$f_c = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_F = 24.9 \Omega$		90		dBc
	$f_{c} = 5 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_{F} = 24.9 \Omega$		64		dBc
Input Voltage Noise	f = 100 kHz		4.3		nV/√Hz
Input Current Noise	f = 100 kHz		1.6		pA/√Hz
Differential Gain Error	NTSC, $G = +2$ , $R_L = 150 \Omega$		0.1		%
Differential Phase Error	NTSC, G = +2, $R_L = 150 \Omega$		0.2		Degrees
Crosstalk, Output to Output	$G = +1$ , $R_L = 100 Ω$ , $V_{OUT} = 2 V p-p$ , $V_s = \pm 5 V at 1 MHz$		-92		dB
DC PERFORMANCE					
Input Offset Voltage	DISABLE/SELECT = tristate or open, PNP active		200	800	μV
	AD8028W only: $T_{MIN}$ to $T_{MAX}$			850	μV
	$\overline{\text{DISABLE}/\text{SELECT}} = \text{high NPN active}$		240	900	μV
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			900	μV
Input Offset Voltage Drift			2		μV/°C
Input Bias Current <sup>1</sup>	$V_{CM} = 2.5 \text{ V}, \text{ NPN active}$		4	6	μΑ
			4		μA
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			6	μA
	$V_{CM} = 2.5 V$ , PNP active		-8	-11	μA
	T <sub>MIN</sub> to T <sub>MAX</sub>		-8		μA
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			-11	μA
Input Offset Current	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>		±0.1	±0.9	μA
Open-Loop Gain	$V_{OUT} = 1 V$ to 4 V, AD8028W only: $T_{MIN}$ to $T_{MAX}$	96	105		dB

Rev. D | Page 4 of 27

# AD8027/AD8028

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS					
Input Impedance			6		MΩ
Input Capacitance			2		рF
Input Common-Mode Voltage Range			-0.2 to +5.2		V
Common-Mode Rejection Ratio	$V_{CM} = 0 V \text{ to } 2.5 V$	90	105		dB
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	84			dB
DISABLE/SELECT PIN					
Selection Input Voltage					
Crossover Low	T <sub>MIN</sub> to T <sub>MAX</sub>	2.0			V
Crossover High <sup>2</sup>	Tristate < $\pm 20 \mu$ A, T <sub>MIN</sub> to T <sub>MAX</sub>		1.1 to 1.3		V
Disable Input Voltage	T <sub>MIN</sub> to T <sub>MAX</sub>			0.4	V
Disable Switching Speed	50% of input to <10% of final $V_{OUT}$		1100		ns
Enable Switching Speed			50		ns
OUTPUT CHARACTERISTICS					
Overdrive Recovery Time (Rising/Falling Edge)	$V_{IN} = -6 V \text{ to } +1 V, G = -1$		50/50		ns
Output Voltage Swing	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	0.08 to 4.92	0.04 to 4.96		V
Off Isolation	$V_{IN} = 0.2 V p-p, f = 1 MHz, \overline{DISABLE}/SELECT = Iow$		-49		dB
Short-Circuit Current	Sinking and sourcing		105		mA
Capacitive Load Drive	30% overshoot		20		рF
POWER SUPPLY					
Operating Range		2.7		12	V
Quiescent Current per Amplifier			б	8.5	mA
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			9	mA
Quiescent Current (Disabled)	DISABLE/SELECT = Iow		320	450	μΑ
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			450	μΑ
Power Supply Rejection Ratio	$V_{s} \pm 1 V$ , AD8028W only: $T_{MIN}$ to $T_{MAX}$	90	105		dB

<sup>1</sup> No sign or a plus sign indicates <u>current</u> into the pin; a minus sign indicates current out of the pin. <sup>2</sup> It is recommended to float the <u>DISABLE/SELECT</u> pin for crossover high mode.

 $\rm V_{S}$  = 3 V at  $\rm T_{A}$  = 25°C,  $\rm R_{L}$  = 1 k $\Omega$  to midsupply, G = +1, unless otherwise noted.

Table 3.					
Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$G = +1, V_{OUT} = 0.2 V p-p$	125	180		MHz
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	125			MHz
	$G = +1, V_{OUT} = 2 V p-p$	19	29		MHz
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	19			MHz
Bandwidth for 0.1 dB Flatness	$G = +2, V_{OUT} = 0.2 V p-p$		10		MHz
Slew Rate	$G = +1$ , $V_{OUT} = 2 V$ step		73		V/µs
	$G = -1$ , $V_{OUT} = 2 V$ step		100		V/µs
Settling Time to 0.1%	$G = +2$ , $V_{OUT} = 2 V$ step		48		ns
NOISE/DISTORTION PERFORMANCE					
Spurious-Free Dynamic Range (SFDR)	$f_{c} = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_{F} = 24.9 \Omega$		85		dBc
	$f_{c} = 5 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_{F} = 24.9 \Omega$		64		dBc
Input Voltage Noise	f = 100 kHz		4.3		nV/√Hz
Input Current Noise	f = 100 kHz		1.6		pA/√Hz
Differential Gain Error	NTSC, G = +2, $R_L = 150 \Omega$		0.15		%
Differential Phase Error	NTSC, G = +2, R <sub>L</sub> = 150 Ω		0.20		Degrees
Crosstalk, Output to Output	G = +1, R <sub>L</sub> = 100 $\Omega$ , V <sub>OUT</sub> = 2 V p-p, V <sub>S</sub> = 3 V at 1 MHz		-89		dB

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DC PERFORMANCE					
Input Offset Voltage	DISABLE/SELECT = tristate or open, PNP active		200	800	μV
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			850	μV
	DISABLE/SELECT = high NPN active		240	900	μV
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			900	μV
Input Offset Voltage Drift			2		μV/°C
Input Bias Current <sup>1</sup>	$V_{CM} = 1.5 \text{ V}$ , NPN active		4	6	μA
			4		μA
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			6	μA
	$V_{CM} = 1.5 \text{ V}, \text{ PNP active}$		-8	-11	μA
			-8		μA
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			-11	μA
Input Offset Current	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>		±0.1	±0.9	μA
Open-Loop Gain	$V_{OUT} = 1 V$ to 2 V, AD8028W only: $T_{MIN}$ to $T_{MAX}$	90	100		dB
INPUT CHARACTERISTICS					
Input Impedance			6		MΩ
Input Capacitance			2		pF
Input Common-Mode Voltage Range	$R_{L} = 1 k\Omega$		-0.2 to +3.2		V
Common-Mode Rejection Ratio	$V_{CM} = 0 V \text{ to } 1.5 V$	88	100		dB
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	78			dB
DISABLE/SELECT PIN					
Selection Input Voltage					
Crossover Low	T <sub>MIN</sub> to T <sub>MAX</sub>	2.0			V
Crossover High <sup>2</sup>	Tristate < $\pm 20 \ \mu$ A, T <sub>MIN</sub> to T <sub>MAX</sub>		1.1 to 1.3		V
Disable Input Voltage	T <sub>MIN</sub> to T <sub>MAX</sub>			0.4	V
Disable Switching Speed	50% of input to <10% of final $V_{OUT}$		1150		ns
Enable Switching Speed			50		ns
OUTPUT CHARACTERISTICS					
Output Overdrive Recovery Time (Rising/Falling Edge)	$V_{IN} = -4 V \text{ to } +1 V, G = -1$		55/55		ns
Output Voltage Swing	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>	0.07 to 4.93	0.03 to 4.97		V
Short-Circuit Current	Sinking and sourcing		72		mA
Off Isolation	$V_{IN} = 0.2 \text{ V p-p}, f = 1 \text{ MHz}, \overline{\text{DISABLE}/\text{SELECT}} = \text{Iow}$		-49		dB
Capacitive Load Drive	30% overshoot		20		pF
POWER SUPPLY					
Operating Range		2.7		12	V
Quiescent Current per Amplifier			6.0	8.0	mA
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			9	mA
Quiescent Current (Disabled)	$\overline{\text{DISABLE}}$ /SELECT = Iow		300	420	μΑ
	AD8028W only: T <sub>MIN</sub> to T <sub>MAX</sub>			420	μA
Power Supply Rejection Ratio	$V_s \pm 1 V$ , AD8028W only: $T_{MIN}$ to $T_{MAX}$	88	100		dB

 $^1$  No sign or a plus sign indicates current into the pin; a minus sign indicates current out of the pin.  $^2$  It is recommended to float the  $\overline{\text{DISABLE}}/\text{SELECT}$  pin for crossover high mode.

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 4.

Parameter	Rating
Supply Voltage	12.6 V
Power Dissipation	See Figure 3
Common-Mode Input Voltage	$\pm V_{s} \pm 0.5 V$
Differential Input Voltage	±1.8 V
Storage Temperature Range	–65°C to +125°C
Operating Temperature Range	-40°C to +125°C
Lead Temperature Range (Soldering 10 sec)	300°C
Junction Temperature	150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8027/AD8028 package is limited by the associated rise in junction temperature  $(T_1)$  on the die. The plastic encapsulating the die locally reaches the junction temperature. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8027/AD8028. Exceeding a junction temperature of 175°C for an extended period of time can result in changes in the silicon devices, potentially causing failure.

The still air thermal properties of the package and PCB ( $\theta_{JA}$ ), ambient temperature ( $T_A$ ), and the total power dissipated in the package ( $P_D$ ) determine the junction temperature of the die. The junction temperature can be calculated as

$$T_I = T_A + (P_D \times \theta_{IA})$$

The power dissipated in the package (P<sub>D</sub>) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins (V<sub>S</sub>) times the quiescent current (I<sub>S</sub>). Assuming the load (R<sub>L</sub>) is referenced to midsupply, the total drive power is V<sub>S</sub>/2 × I<sub>OUT</sub>, some of which is dissipated in the package and some in the load (V<sub>OUT</sub> × I<sub>OUT</sub>). The difference between the total drive power and the load power is the drive power dissipated in the package.

 $P_D$  = Quiescent Power + (Total Drive Power – Load Power)

$$P_D = \left(V_S \times I_S\right) + \left(\frac{V_S}{2} \times \frac{V_{OUT}}{R_L}\right) - \frac{V_{OUT}^2}{R_L}$$

It is recommended that rms output voltages be considered. If  $R_{\rm L}$  is referenced to  $-V_{\rm S}$ , as in single-supply operation, the total drive power is  $V_{\rm S} \times I_{\rm OUT}$ .

If the rms signal levels are indeterminate, consider the worst case, when  $V_{OUT} = V_s/4$  for  $R_L$  to midsupply.

$$P_D = \left(V_S \times I_S\right) + \frac{\left(V_S/4\right)^2}{R_L}$$

In single-supply operation with  $R_{\rm L}$  referenced to  $-V_{s}$  , worst case is  $V_{\rm OUT}$  =  $V_{s}/2.$ 

Airflow increases heat dissipation, effectively reducing  $\theta_{JA}$ . Also, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduces the  $\theta_{JA}$ . Care must be taken to minimize parasitic capacitances at the input leads of high speed op amps, as described in the PCB Layout section.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 8-lead SOIC (125°C/W), 6-lead SOT-23 (170°C/W), and 10-lead MSOP (130°C/W) packages on a JEDEC standard 4-layer board.

#### **Output Short Circuit**

Shorting the output to ground or drawing excessive current from the AD8027/AD8028 can cause catastrophic failure.




Figure 3. Maximum Power Dissipation vs. Ambient Temperature

#### ESD CAUTION



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




Figure 4. 8-Lead SOIC, AD8027 Pin Configuration

Pin No.	Mnemonic	Description	
1, 5	DNC	Do Not Connect. Do not connect to these pins.	
2	-IN	Negative Input.	
3	+IN	Positive Input.	
4	-Vs	Negative Supply.	
6	V <sub>OUT</sub>	Output Voltage.	
7	+Vs	Positive Supply	
8	DISABLE/SELECT	Power-Down/Select. The power-down function places the device into low power consumption mode. The select function of this pin shifts the crossover point (where the NPN/PNP input differential pairs transition from one to the other) closer to either the positive supply rail or the negative supply rail.	

## Table 5. 8-Lead SOIC, AD8027 Pin Function Descriptions




Figure 5. 6-Lead SOT-23, AD8027 Pin Configuration

#### Table 6. 6-Lead SOT-23, AD8027 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Vout	Output Voltage.
2	-Vs	Negative Supply.
3	+IN	Positive Input.
4	-IN	Negative Input.
5	DISABLE/SELECT	Power-Down/Select. The power-down function places the device into low power consumption mode. The select function of this pin shifts the crossover point (where the NPN/PNP input differential pairs transition from one to the other) closer to either the positive supply rail or the negative supply rail.
6	+Vs	Positive Supply.





Figure 6. 8-Lead SOIC, AD8028 Pin Configuration

#### Table 7. 8-Lead SOIC, AD8028 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Vouta	Output Voltage, Channel A.
2	–IN A	Negative Input, Channel A.
3	+IN A	Positive Input, Channel A.
4	-Vs	Negative Supply.
5	+IN B	Positive Input, Channel B.
6	–IN B	Negative Input, Channel B.
7	Voutb	Output Voltage, Channel B.
8	+Vs	Positive Supply.





## Table 8. 10-Lead MSOP, AD8028 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Vouta	Output Voltage, Channel A.
2	–IN A	Negative Input, Channel A.
3	+IN A	Positive Input, Channel A.
4	–Vs	Negative Supply.
5	DISABLE/SELECT A	Power-Down/Select, Channel A. The power-down function places the device into low power consumption mode. The select function of this pin shifts the crossover point (where the NPN/PNP input differential pairs transition from one to the other) closer to either the positive supply rail or the negative supply rail.
6	DISABLE/SELECT B	Power-Down/Select, Channel B. The power-down function places the device into low power consumption mode. The select function of this pin shifts the crossover point (where the NPN/PNP input differential pairs transition from one to the other) closer to either the positive supply rail or the negative supply rail.
7	+IN B	Positive Input, Channel B.
8	–IN B	Negative Input, Channel B.
9	VOUTB	Output Voltage, Channel B.
10	+Vs	Positive Supply.

## **TYPICAL PERFORMANCE CHARACTERISTICS**

Default conditions:  $V_s = 5 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ ,  $R_L = 1 \text{ k}\Omega$ , unless otherwise noted.




Figure 8. Small Signal Frequency Response for Various Gains




Figure 9. AD8027 Small Signal Frequency Response for Various Supplies




Figure 10. Large Signal Frequency Response for Various Supplies, G = +1




Figure 11. Small Signal Frequency Response for Various Supplies




Figure 12. AD8028 Small Signal Frequency Response for Various Supplies




Figure 13. Large Signal Frequency Response for Various Supplies, G = +2

#### G = +1 3 V<sub>OUT</sub> = 200mV p-p C<sub>L</sub> = 20pF 111 2 C<sub>L</sub> = 5pF CLOSED-LOOP GAIN (dB) -3 C<sub>L</sub> = 0pl -5 -6 -7 -8 3327-005 0.1 10 100 1 1000 FREQUENCY (MHz)

Figure 14. AD8027 Small Signal Frequency Response for Various CLOAD Values




Figure 15. Frequency Response for Various Output Amplitudes




Figure 16. AD8027 Small Signal Frequency Response vs. Frequency for Various Temperatures




Figure 17. AD8028 Small Signal Frequency Response for Various CLOAD Values




Figure 18. Small Signal Frequency Response for Various RLOAD Values









Figure 19. AD8028 Small Signal Frequency Response vs. Frequency for Various Temperatures























*Figure 26. Harmonic Distortion vs. Output Voltage* 




Figure 27. Harmonic Distortion vs. Input Common-Mode Voltage, DISABLE/SELECT = High




Figure 28. Harmonic Distortion vs. Frequency and Load




Figure 29. Harmonic Distortion vs. Input Common-Mode Voltage, Vs = 5 V





Figure 30. Harmonic Distortion vs. Input Common-Mode Voltage, DISABLE/SELECT = Trisate or Open






Figure 32. Small Signal Transient Response





Figure 33. Large Signal Transient Response, G = +1






Figure 35. Small Signal Transient Response with Capacitive Load




Figure 36. Overdrive Recovery, G = -1





Figure 37. Overdrive Recovery, G = +1



**Data Sheet** 




Figure 44. Input Offset Voltage vs. Input Common-Mode Voltage,  $V_S = \pm 5 V$ 




Figure 45. Input Offset Voltage vs. Input Common-Mode Voltage,  $V_S = 5 V$ 




Figure 46. Input Offset Voltage vs. Input Common-Mode Voltage,  $V_S = 3 V$ 








Figure 47. Common-Mode Rejection Ratio (CMRR) vs. Frequency














Figure 58. Quiescent Supply Current vs. Temperature and Supply Voltage



# **TEST CIRCUIT**



## THEORY OF OPERATION

The AD8027/AD8028 are rail-to-rail input/output amplifiers designed in the Analog Devices, Inc., extra fast complementary bipolar (XFCB) process. The XFCB process enables the AD8027/AD8028 to run on 2.7 V to 12 V supplies with 190 MHz of bandwidth and a 100 V/µs slew rate. The AD8027/AD8028 have 4.3 nV/ $\sqrt{\text{Hz}}$  of wideband noise with 17 nV/ $\sqrt{\text{Hz}}$  noise at 10 Hz. This noise performance, with an offset of less than 900 µV maximum and drift performance of 1.50 µV/°C typical, makes the AD8027/AD8028 ideal for high speed, precision applications. Additionally, the input stage operates 200 mV beyond the supply rails and shows no phase reversal. The amplifiers feature overvoltage protection on the input stage. When the inputs exceed the supply rails by 0.7 V, ESD protection diodes turn on, drawing excessive current through the differential input pins. Include a series input resistor to limit the input current to less than 10 mA.

## **INPUT STAGE**


The rail-to-rail input performance is achieved by operating complementary input pairs. The common-mode level of the differential input signal determines which pair is on. As shown in Figure 60, a tail current ( $I_{TAIL}$ ) is generated that sources the PNP differential input structure consisting of Q1 and Q2. A reference voltage is generated internally that is connected to the base of Q5. This voltage is continually compared against the common-mode input voltage. When the common-mode level exceeds the internal reference voltage, Q5 diverts the tail current ( $I_{TAIL}$ ) from the PNP input pair to a current mirror that sources the NPN input pair consisting of Q3 and Q4.

The NPN input pair can then operate at 200 mV above the positive rail. Both input pairs are protected from differential input signals above 1.4 V by four diodes across the input (see Figure 60). In the event of differential input signals that exceed 1.4 V, the diodes conduct and excessive current flows through them. Include a series input resistor to limit the input current to 10 mA.

## **CROSSOVER SELECTION**

The AD8027/AD8028 have a crossover selection feature that allows the user to choose the crossover point between the PNP/NPN differential pairs. Although the crossover region is small, avoid operating in this region because it can introduce offset and distortion to the output signal. To help avoid operating in the crossover region, the AD8027/AD8028 allow the user to select from two preset crossover locations (voltage levels) using the DISABLE/SELECT pin. The crossover region is about 200 mV and is defined by the voltage level at the base of Q5 in Figure 60. Internally, two separate voltage sources are created approximately 1.2 V from either rail. One rail or the other is connected to Q5, based on the voltage applied to the DISABLE/ SELECT pin. This allows either dominant PNP pair operation, when the DISABLE/SELECT pin is left open, or dominant NPN pair operation, when the DISABLE/SELECT pin is pulled high.

The DISABLE/SELECT pin also provides the traditional powerdown function when it is pulled low. This pin allows the designer to achieve the best precision and ac performance for high-side and low-side signal applications. See Figure 54 through Figure 57 for DISABLE/SELECT pin characteristics.



In the event that the crossover region cannot be avoided, specific attention is given to the input stage to ensure constant transconductance and minimal offset in all regions of operation. The regions are PNP input pair running, NPN input pair running, and both running at the same time (in the 200 mV crossover region). Maintaining constant transconductance in all regions ensures the best wideband distortion performance when going between these regions. With this technique, the AD8027/AD8028 can typically achieve 85 dBc SFDR for a 2 V p-p, 1 MHz, and G = +1 signal on ±1.5 V supplies. Another requirement needed to achieve this level of distortion is that the offset of each pair must be laser trimmed, even for low frequency signals.

## **OUTPUT STAGE**

The AD8027/AD8028 use a common emitter output structure to achieve rail-to-rail output capability. The output stage is designed to drive 50 mA of linear output current, 40 mA within 200 mV of the rail, and 2.5 mA within 35 mV of the rail. Loading of the output stage, including any possible feedback network, lowers the open-loop gain of the amplifier. Refer to Figure 53 for the loading behavior. Capacitive load can degrade the phase margin of the amplifier. The AD8027/AD8028 can drive up to 20 pF, G = +1, as shown in Figure 14. Include a small (25  $\Omega$  to 50  $\Omega$ ) series resistor, R<sub>SNUB</sub>, if the capacitive load is to exceed 20 pF for a gain of 1. Increasing the closed-loop gain increases the amount of capacitive load that can be driven before a series resistor must be included.

#### **DC ERRORS**

The AD8027/AD8028 use two complementary input stages to achieve rail-to-rail input performance, as described in the Input Stage section. To use the dc performance over the entire commonmode range, the input bias current and input offset voltage of each pair must be considered.

Referring to Figure 61, the output offset voltage of each pair is calculated by

$$V_{OS, PNP, OUT} = V_{OS, PNP} \left( \frac{R_G + R_F}{R_G} \right)$$
$$V_{OS, NPN, OUT} = V_{OS, NPN} \left( \frac{R_G + R_F}{R_G} \right)$$

where the difference of the two input stages is the discontinuity experienced when going through the crossover region.

The size of the discontinuity is defined as

$$V_{DIS} = \left(V_{OS,PNP} - V_{OS,NPN}\right) \times \left(\frac{R_G + R_F}{R_G}\right)$$

Using the crossover select feature of the AD8027/AD8028 helps to avoid this region. In the event that the region cannot be avoided, the quantity ( $V_{OS, PNP} - V_{OS, NPN}$ ) is trimmed to minimize this effect.

Because the input pairs are complementary, the input bias current reverses polarity when going through the crossover region shown in Figure 41. The offset between pairs is described by

$$V_{\text{OS, PNP}} - V_{\text{OS, NPN}} = \left(I_{B, PNP} - I_{B, NPN}\right) \times \left(R_{S}\left(\frac{R_{G} + R_{F}}{R_{G}}\right) - R_{F}\right)$$

where:

 $I_{B, PNP}$  is the input bias current of either input when the PNP input pair is active.

 $I_{\rm B, NPN}$  is the input bias current of either input pair when the NPN pair is active.

If  $R_s$  is sized so that it equals  $R_F$  when multiplied by the gain factor, this effect is eliminated. It is strongly recommended to balance the impedances in this manner when traveling through the crossover region to minimize the dc error and distortion. As an example, assuming that the PNP input pair has an input bias current of 6  $\mu$ A and the NPN input pair has an input bias current of  $-2 \mu$ A, a 200  $\mu$ V shift in offset occurs when traveling through the crossover region with  $R_F$  equal to 0  $\Omega$  and  $R_S$  equal to 25  $\Omega$ .

In addition to the input bias current shift between pairs, each input pair has an input bias current offset that contributes to the total offset in the following manner:




Figure 61. Op Amp DC Error Sources

## WIDEBAND OPERATION

Voltage feedback amplifiers can use a wide range of resistor values to set their gain. Proper design of the feedback network of the application requires consideration of the following issues:

- Poles formed by the amplifier input capacitances with the ٠ resistances seen at the amplifier input terminals
- Effects of mismatched source impedances
- Resistor value impact on the voltage noise of the application
- Amplifier loading effects .

The AD8027/AD8028 have an input capacitance of 2 pF. This input capacitance forms a pole with the amplifier feedback network, destabilizing the loop. For this reason, it is generally desirable to keep the source resistances below 500  $\Omega$ , unless some capacitance is included in the feedback network. Likewise, keeping the source resistances low also takes advantage of the AD8027/AD8028 low input voltage noise of 4.3 nV/ $\sqrt{Hz}$ .

With a wide bandwidth of 190 MHz, the AD8027/AD8028 have numerous applications and configurations. The AD8027/AD8028 device shown in Figure 62 is configured as a noninverting amplifier. Table 9 provides an easy selection table of gain, resistor values, bandwidth, and noise performance, and Figure 63 shows the inverting configuration.




Figure 62. Wideband Noninverting Gain Configuration




Figure 63. Wideband Inverting Gain Configuration

## **CIRCUIT CONSIDERATIONS**

#### **Balanced Input Impedances**

Balanced input impedances can help to improve distortion performance. When the amplifier transitions from PNP pair to NPN pair operation, a change in both the magnitude and direction of the input bias current occurs. When multiplied by imbalanced input impedances, a change in offset can result. The key to minimizing this distortion is to keep the input impedances balanced on both inputs. Figure 64 shows the effect of the imbalance and degradation in SFDR performance for a 50  $\Omega$ source impedance, with and without a 50  $\Omega$  balanced feedback path.




Figure 64. SFDR vs. Frequency and Various R<sub>F</sub>

Noise Gain (Noninverting)	R <sub>source</sub> (Ω)	R <sub>F</sub> (Ω)	R <sub>G</sub> (Ω)	–3 dB Small Signal BW (MHz)	Output Noise with Resistors (nV/ $\sqrt{Hz}$ )
1	50	0	Not applicable	190	4.4
2	50	499	499	95	10
10	50	499	54.9	13	45

## PCB Layout

As with all high speed op amps, achieving optimum performance from the AD8027/AD8028 requires careful attention to PCB layout. Particular care must be exercised to minimize lead lengths of the bypass capacitors. Excess lead inductance can influence the frequency response and even cause high frequency oscillations. The use of a multilayer board with an internal ground plane can reduce ground noise and enable a tighter layout.

To achieve the shortest possible lead length at the inverting input, position the feedback resistor,  $R_F$ , beneath the board so that it spans the distance from the output, to the inverting input. Situate the return node of the resistor,  $R_G$ , as closely as possible to the return node of the negative supply bypass capacitor.

On multilayer boards, clear all layers underneath the op amp of metal to avoid creating parasitic capacitive elements. This is especially true at the summing junction (the negative input). Extra capacitance at the summing junction can cause increased peaking in the frequency response and lower phase margin.

#### Grounding

To minimize parasitic inductances and ground loops in high speed, densely populated boards, a ground plane layer is critical. Understanding where the current flows in a circuit is critical in the implementation of high speed circuit design. The length of the current path is directly proportional to the magnitude of the parasitic inductances and, therefore, the high frequency impedance of the path. Fast current changes in an inductive ground return can create unwanted noise and ringing. The length of the high frequency bypass capacitor pads and traces is critical. A parasitic inductance in the bypass grounding works against the low impedance created by the bypass capacitor. Because load currents flow from supplies as well as ground, place the load at the same physical location as the bypass capacitor ground. For large values of capacitors, which are intended to be effective at lower frequencies, the current return path length is less critical.

#### **Power Supply Bypassing**

Power supply pins are actually inputs, and care must be taken to provide a clean, low noise, dc voltage source to these inputs. The bypass capacitors have two functions.

- Provide a low impedance path for unwanted frequencies from the supply inputs to ground, thereby reducing the effect of noise on the supply lines.
- Provide sufficient localized charge storage, for fast switching conditions and minimizing the voltage drop at the supply pins and the output of the amplifier. This is usually accomplished with larger electrolytic capacitors.

Decoupling methods are designed to minimize the bypassing impedance at all frequencies. This can be accomplished with a combination of capacitors in parallel to ground.

Use high quality ceramic chip capacitors and always keep them as close as possible to the amplifier package. A parallel combination of a 0.01  $\mu$ F ceramic and a 10  $\mu$ F electrolytic covers a wide range of rejection for unwanted noise. The 10  $\mu$ F capacitor is less critical for high frequency bypassing, and, in most cases, one per supply line is sufficient.

## APPLICATIONS INFORMATION USING THE DISABLE/SELECT PIN

The AD8027/AD8028 unique DISABLE/SELECT pin has two functions:

- The power-down function places the AD8027/AD8028 into low power consumption mode. In power-down mode, the amplifiers draw 500 µA maximum of supply current.
- The second function, as described in the Crossover Selection section, shifts the crossover point (where the NPN/PNP input differential pairs transition from one to the other) closer to either the positive supply rail or the negative supply rail. This selectable crossover point allows the user to minimize distortion based on the input signal and environment. The default state is -1.2 V from the positive power supply, with the DISABLE/SELECT pin left floating or in tristate mode. In tristate mode, it is important that current to the pin is limited to ±20 µA maximum.

Table 10 lists the voltage levels and modes of operation for the  $\overline{\text{DISABLE}}/\text{SELECT}$  pin over the full temperature range.

#### Table 10. DISABLE/SELECT Pin Mode Control

Mode	DISABLE/SELECT Pin Voltage (V)		
Disable	$-V_{s}$ to $-V_{s}$ + 0.4		
Crossover Referenced –1.2 V to Positive Supply	$-V_{s} + 1.1$ to $-V_{s} + 1.3$		
Crossover Referenced +1.2 V to Negative Supply	$-V_{s} + 2.0 \text{ to } + V_{s}$		

When the input stage transitions from one input differential pair to the other, there is virtually no noticeable change in the output waveform. The disable time of the AD8027/AD8028 amplifiers is load dependent. Table 11 lists typical enable/disable times. See Figure 56 and Figure 57 for the actual switching measurements.

Table 11. DISABLE/SELECT	Γ Switching Speeds
--------------------------	--------------------

		Supply Voltages ( $R_L = 1 k\Omega$ )		
Time	±5 V	+5 V	+3 V	
t <sub>on</sub>	45 ns	50 ns	50 ns	
t <sub>OFF</sub>	980 ns	1100 ns	1150 ns	

#### **DRIVING A 16-BIT ADC**


With the adjustable crossover distortion selection point and low noise, the AD8028 is an ideal amplifier for driving or buffering input signals into high resolution ADCs such as the AD7677, a 16-bit, 1 LSB INL, 1 MSPS differential ADC. Figure 65 shows the typical schematic for driving the ADC. The AD8028 driving the AD7677 offers performance close to nonrail-to-rail amplifiers and avoids the need for an additional supply other than the single 5 V supply already used by the ADC.

In this application, the DISABLE/SELECT pins are biased to avoid the crossover region of the AD8028 for low distortion operation.


Table 12 lists summary test data for the schematic shown in Figure 65.

#### Table 12. ADC Driver Performance, $f_c = 100 \text{ kHz}$ , V<sub>OUT</sub> = 4.7 V p-p

· 001 · F F	
Parameter	Measurement
Second Harmonic Distortion	-105 dB
Third Harmonic Distortion	-102 dB
Total Harmonic Distortion	–102 dB
SFDR	105 dBc



As shown in Figure 66, the AD8028 and AD7677 combination offers excellent integral nonlinearity (INL).



## **BAND-PASS FILTER**

In communication systems, active filters are used extensively in signal processing. The AD8027/AD8028 are excellent choices for active filter applications. In realizing this filter, it is important that the amplifier have a large signal bandwidth of at least  $10\times$  the center frequency, fo. Otherwise, a phase shift can occur in the amplifier, causing instability and oscillations.

In Figure 67, the AD8027/AD8028 device is configured as a 1 MHz band-pass filter. The target specifications are  $f_0 = 1$  MHz and a -3 dB pass band of 500 kHz. To start the design, select  $f_0$ , Q, C1, and R4. Then use the following equations to calculate the remaining variables:

$$Q = \frac{f_O \text{ (MHz)}}{Band Pass \text{ (MHz)}}$$
  

$$k = 2\pi f_O C1$$
  

$$C2 = 0.5C1$$
  

$$R1 = 2/k, R2 = 2/(3k), R3 = 4/k$$
  

$$H = 1/3(6.5 - 1/Q)$$

$$R5 - RA/(H - 1)$$





Figure 67. Band-Pass Filter Schematic


The test data shown in Figure 68 indicates that this design yields a filter response with a center frequency of  $f_{\rm O}$  = 1 MHz, and a bandwidth of 450 kHz.




## **DESIGN TOOLS AND TECHNICAL SUPPORT**

Analog Devices is committed to simplifying the design process by providing technical support and online design tools. Analog Devices offers technical support via evaluation boards, sample ICs, interactive evaluation tools, data sheets, SPICE models, application notes, and phone and email support available at www.analog.com.

## **OUTLINE DIMENSIONS**





#### Dimensions shown in millimeters

## **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option	Ordering Quantity	Branding <sup>3</sup>
AD8027ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	1	
AD8027ARZ-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	2500	
AD8027ARZ-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	1000	
AD8027ARTZ-R2	-40°C to +125°C	6-Lead SOT-23	RJ-6	250	H4B#
AD8027ARTZ-REEL7	-40°C to +125°C	6-Lead SOT-23	RJ-6	3000	H4B#
AD8028ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	1	
AD8028ARZ-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	2500	
AD8028ARZ-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	1000	
AD8028ARMZ	-40°C to +125°C	10-Lead MSOP	RM-10	1	H5B#
AD8028ARMZ-REEL7	-40°C to +125°C	10-Lead MSOP	RM-10	1000	H5B#
AD8028WARMZ-R7	-40°C to +125°C	10-Lead MSOP	RM-10	1000	Y5R#
AD8027ART-EBZ		Evaluation Board			
AD8028AR-EBZ		<b>Evaluation Board</b>			

<sup>1</sup> Z = RoHS Compliant Part.

 $^{2}$  W = Qualified for Automotive Applications.

<sup>3</sup> # denotes lead-free, may be top or bottom marked.

#### **AUTOMOTIVE PRODUCTS**

The AD8028W model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade product shown is available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.

©2003–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03327-0-7/15(D)



www.analog.com