
### **Functional Diagram**



**NOTE** A 0.1-μF bypass capacitor must be connected between pins V<sub>CC</sub> and GND.

#### **Truth Table (Positive Logic)**

	1	1
LED	ENABLE	OUTPUT
On	Н	L
Off	Н	Н
On	L	Н
Off	L	Н
On	NC	L
Off	NC	Н

## **Ordering Information**

ACNV2601 is UL recognized with 7500  $V_{rms}$  for 1 minute per UL1577.

Part Number	Option	Package	Surface	Gull Wing		UL 7500 V <sub>rms</sub> /	IEC/EN/DIN EN	Quantity
T dit Number	RoHS Compliant		Mount	Cull Willig	Reel	1 Minute Rating	60747-5-5	Qualitity
ACNV2601	-000E	500 mil				X	Х	35 per tube
	-300E	DIP-10	Х	Х		X	Х	35 per tube
	-500E		Х	Х	X	Х	Х	500 per reel


To order, choose a part number from the Part Number column and combine with the desired option from the Option column to form an order entry.

#### Example 1:

ACNV2601-500E to order product of 500 mil DIP-10 Widebody with Gull Wing Surface Mount package in Tape and Reel packaging with both UL  $7500\,V_{rms}/1$  min and IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.


#### **Schematic**




**NOTE** Use of a 0.1-μF bypass capacitor connected between pins of 7 and 10 is recommended.

## **Package Drawings**

#### 10-Pin Widebody (500 mils) DIP Package



### 10-Pin Widebody (500 mils) DIP Package with Gull Wing Surface Mount Option 300



### **Solder Reflow Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

# **Insulation and Safety Related Specifications**


Parameter	Symbol	ACNV2601	Unit	Conditions
Minimum External Air Gap (External Clearance)	L(101)	13	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	13	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		2.0	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Minimum Internal Tracking (Internal Creepage)		4.6	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	V	DIN IEC 112/VDE 0303 Part 1.
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1).

### **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**<sup>a</sup>

Description	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110/1.89, Table 1			
For Rated Mains Voltage ≤ 600 V <sub>rms</sub>		I – IV	
For Rated Mains Voltage ≤ 1000 V <sub>rms</sub>		I – III	
Climatic Classification		55/105/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	2262	V <sub>peak</sub>
Input to Output Test Voltage, Method b <sup>a</sup>	V <sub>PR</sub>	4241	V <sub>peak</sub>
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec, Partial Discharge $< 5$ pC			
Input to Output Test Voltage, Method a <sup>a</sup>	V <sub>PR</sub>	3619	V <sub>peak</sub>
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, $t_m = 10$ sec, Partial Discharge $< 5$ pC			
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60 sec)	V <sub>IOTM</sub>	12000	V <sub>peak</sub>
Safety-Limiting Values — Maximum Values Allowed in the Event of a Failure			
Case Temperature	T <sub>S</sub>	150	°C
Input Current <sup>b</sup>	I <sub>S, INPUT</sub>	400	mA
Output Power <sup>b</sup>	P <sub>S, OUTPUT</sub>	1	W
Insulation Resistance at $T_S$ , $V_{IO} = 500V$	R <sub>S</sub>	>109	Ω

a. Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

b. Refer to the following figure for dependence of P<sub>S</sub> and I<sub>S</sub> on ambient temperature:



**NOTE** These optocouplers are suitable for safe electrical isolation only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Unit
Storage Temperature	T <sub>S</sub>	-55	125	°C
Operating Temperature	T <sub>A</sub>	-40	105	°C
Average Input Current	I <sub>F(AVG)</sub>	_	20	mA
Reverse Input Voltage	V <sub>R</sub>	_	3	V
Input Power Dissipation	P <sub>I</sub>	_	40	mW
Supply Voltage (1 Minute Maximum)	V <sub>CC</sub>	_	7	V
Enable Input Voltage (Not to exceed V <sub>CC</sub> by more than 500 mV)	V <sub>E</sub>	_	V <sub>CC</sub> + 0.5	V
Enable Input Current	IE	_	5	mA
Output Collector Current	Io	_	50	mA
Output Collector Voltage	V <sub>O</sub>	_	7	V
Output Collector Power Dissipation	P <sub>O</sub>	_	85	mW
Lead Solder Temperature	T <sub>LS</sub>	_	245°C for 10 sec, up to seat plane	

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Unit	Notes
Input Current, Low Level	I <sub>FL</sub> <sup>a</sup>	0	250	μΑ	
Input Current, High Level	I <sub>FH</sub> <sup>b</sup>	9	16	mA	С
Power Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Low Level Enable Voltage	V <sub>EL</sub>	0	0.8	V	
High Level Enable Voltage	V <sub>EH</sub>	2.0	V <sub>CC</sub>	V	
Operating Temperature	T <sub>A</sub>	-40	105	°C	
Fan Out (at $R_L = 1 \text{ k}\Omega$ )	N	_	5	TTL Loads	
Output Pull-up Resistor	R <sub>L</sub>	330	4k	Ω	

a. The off condition can also be guaranteed by ensuring that  $V_{FL}$  0.8V.

b. The initial switching threshold is 8 mA or less. It is recommended that 9 mA to 16 mA be used for best performance and to permit at least a 20% LED degradation guardband.

c. Peaking circuits may produce transient input currents up to 50-mA, 50-ns maximum pulse width, provided average current does not exceed 20 mA.

# **Electrical Specifications (DC)**

Over recommended operating conditions unless otherwise specified. All typicals at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Notes
High Level Output Current	I <sub>OH</sub>	_	5.5	100	μΑ	$V_{CC} = 5.5V, V_E = 2.0V$		a
						$V_{O} = 5.5V$ , $I_{FL} = 250 \mu A$		
Input Threshold Current	I <sub>TH</sub>	_	3.5	8	mA	$V_{CC} = 5.5V, V_E = 2.0V,$ $V_O = 0.6V, I_{OL} > 13 \text{ mA}$	1, 2	a
Low Level Output Voltage	V <sub>OL</sub>	_	0.35	0.6	V	$V_{CC} = 5.5V, V_E = 2.0V,$ $I_F = 8 \text{ mA}, I_{OL(Sinking)} = 13 \text{ mA}$	1, 2, 3, 4	a
High Level Supply Current	I <sub>CCH</sub>	_	7.0	12	mA	$V_E = 0.5V$ $V_{CC} = 5.5 V$ ,		
		_	6.5	_		$V_E = V_{CC}$ $I_F = 0 \text{ mA}$		
Low Level Supply Current	I <sub>CCL</sub>	_	9.0	13	mA	$V_E = 0.5V$ $V_{CC} = 5.5V$ ,		
		_	8.5	_		$V_E = V_{CC}$ $I_F = 10 \text{ mA}$		
High Level Enable Current	I <sub>EH</sub>	_	-0.7	_	mA	$V_{CC} = 5.5V, V_{E} = 2.0V$		
Low Level Enable Current	I <sub>EL</sub>	_	-0.9	_	mA	$V_{CC} = 5.5V, V_{E} = 0.5V$		
High Level Enable Voltage	V <sub>EH</sub>	2.0	_	_	mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V}$		a
Low Level Enable Voltage	V <sub>EL</sub>	_	_	0.8	mA	$V_{CC} = 5.5V, V_{E} = 0.5V$		
Input Forward Voltage	$V_{F}$	1.25	1.64	1.85	V	$T_A = 25$ °C $I_F = 10 \text{ mA}$	5	
		1.2	_	2.05				
Input Reverse Breakdown Voltage	$BV_R$	5	_	_	V	$I_R = 100 \mu A, T_A = 25^{\circ}C$		
Input Capacitance	C <sub>IN</sub>	_	60	_	pF	$f = 1 \text{ MHz}, V_F = 0V$		
Input Diode Temperature Coefficient	$\Delta V_F / \Delta T_A$	_	-1.9	_	mV/°C	I <sub>F</sub> = 10 mA		

a. No external pull-up is required for a high logic state on the enable input. If the  $V_E$  pin is not used, tying  $V_E$  to  $V_{CC}$  results in improved  $CM_R$  performance

#### **Switching Specifications (AC)**

Over recommended temperature ( $T_A = -40$ °C to +105°C),  $V_{CC} = 5V$ ,  $I_F = 10$  mA unless otherwise specified. All typicals are at  $T_A = 25$ °C,  $V_{CC} = 5V$ .

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions		Fig.	Notes
Propagation Delay Time to High Output Level	t <sub>PLH</sub>	30	50	80 120	ns	1	$_{L} = 350Ω,$ $_{L} = 15 pF$	6, 7, 8	a, b
Propagation Delay Time to Low	t <sub>PHL</sub>	35	55	80	ns	T <sub>A</sub> = 25°C			c, b
Output Level				120					
Pulse Width Distortion	t <sub>PHL</sub> – t <sub>PLH</sub>	_	5	40	ns	$R_L = 350\Omega, C_L = 15$	pF	6, 7, 8, 9	b
Propagation Delay Skew	t <sub>psk</sub>	_		50	ns				d, b
Output Rise Time (10% to 90%)	T <sub>r</sub>	_	25	_	ns			10	b
Output Fall Time (10% to 90%)	T <sub>f</sub>	_	10	_	ns			10	b
Propagation Delay Time of Enable from $V_{EH}$ to $V_{EL}$	t <sub>ELH</sub>	_	30	_	ns	$R_L = 350\Omega, C_L = 15 \text{ pF},$ $V_{EL} = 0V, V_{EH} = 3V$		11, 12	е
Propagation Delay Time of Enable from $V_{EL}$ to $V_{EH}$	t <sub>EHL</sub>	_	20	_	ns	$R_L = 350\Omega$ , $C_L = 15 \text{ pF}$ , $V_{EL} = 0V$ , $V_{EH} = 3V$		11, 12	f
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	20	25	_	kV/μs	$V_{CC} = 5 \text{ V, } I_F = 0 \text{ mA,}$ $V_{O(MIN)} = 2 \text{ V, } R_L = 350 \Omega,$ $T_A = 25 ^{\circ}\text{C, } V_{CM} = 1500 \text{ V}$		13	g, h, b
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	20	25	_	kV/μs	$V_{CC} = 5V$ , $I_F = 10 \text{ mA}$ $V_{O(MAX)} = 0.8V$ , $R_L =$ $T_A = 25$ °C, $V_{CM} = 15$	= 350Ω,		h, i, b

- a. The t<sub>PLH</sub> propagation delay is measured from the 5 mA point on the falling edge of the input pulse to the 1.5V point on the rising edge of the output pulse.
- b. No external pull-up is required for a high logic state on the enable input. If the V<sub>E</sub> pin is not used, tying V<sub>E</sub> to V<sub>CC</sub> results in improved CM<sub>R</sub> performance.
- c. The tPHL propagation delay is measured from the 5 mA point on the rising edge of the input pulse to the 1.5V point on the falling edge of the output pulse.
- d. tpsK is equal to the worst-case difference in tpHL and/or tpLH that is seen between units at any given temperature and specified test conditions.
- e. The t<sub>ELH</sub> enable propagation delay is measured from the 1.5V point on the falling edge of the enable input pulse to the 1.5V point on the rising edge of the output pulse.
- f. The t<sub>EHL</sub> enable propagation delay is measured from the 1.5V point on the rising edge of the enable input pulse to the 1.5V point on the falling edge of the output pulse.
- g.  $CM_H$  is the maximum tolerable rate of rise of the common mode voltage to ensure that the output remains in a high logic state (i.e.,  $V_O > 2.0V$ ).
- h. For sinusoidal voltages,  $(|dV_{CM}|/dt)_{max} = \pi f_{CM} V_{CM(p-p)}$ .
- i.  $CM_L$  is the maximum tolerable rate of fall of the common mode voltage to ensure that the output remains in a low logic state (i.e.,  $V_O < 0.8V$ ).

## **Package Characteristics**

All typicals are at  $T_A = 25$ °C.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Notes
Input-Output Insulation	V <sub>ISO</sub>	7500	_	_	$V_{rms}$	RH < 50% for 1 min., T <sub>A</sub> = 25°C		a, b
Input-Output Resistance	R <sub>I-O</sub>	10 <sup>12</sup>	_	_	Ω	V <sub>I-O</sub> = 500V		a
Input-Output Capacitance	C <sub>I-O</sub>	_	0.5	0.6	рF	f = 1 MHz, T <sub>A</sub> = 25°C		a

- a. Device considered a two-terminal device: pins 1, 2, 3, 4 and 5 shorted together, and pins 6, 7, 8, 9 and 10 shorted together.
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥9000 V<sub>rms</sub> for one second (leakage detection current limit, I<sub>I-O</sub> ≤ 5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics<sup>a</sup> table, if applicable.

Figure 1 Typical Output Voltage vs. Forward Input Voltage Current




Figure 2 Typical Input Threshold Current vs. Temperature




Figure 3 Typical Low Level Output Voltage vs. Temperature




Figure 4 Typical Low Level Output Current vs. Temperature




Figure 5 Typical Input Diode Forward Characteristic





Figure 6 Test Circuit for t<sub>PHL</sub> and t<sub>PLH</sub>






Figure 7 Typical Propagation Delay vs. Temperature




Figure 8 Typical Propagation Delay vs. Pulse Input Current




Figure 9 Typical Pulse Width Distortion vs. Temperature




Figure 10 Typical Rise and Fall Time vs. Temperature






Figure 11 Test Circuit for  $t_{\text{EHL}}$  and  $t_{\text{ELH}}$ 





\*C<sub>L</sub> IS APPROXIMATELY 15 pF WHICH INCLUDES PROBE AND STRAY WIRING CAPACITANCE.

Figure 12 Typical Enable Propagation Delay vs. Temperature






Figure 13 Test Circuit for Common Mode Transient Immunity and Typical Waveforms



**Figure 14 Recommended Printed Circuit Board Layout** 



For product information and a complete list of distributors, please go to our web site: www.broadcom.com.

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom in the United States, certain other countries and/or the EU.

Copyright © 2005-2017 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AV02-2456EN - April 12, 2017

