


**Table 3. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage	41	V
- Vcc	Reverse DC Supply Voltage	- 0.3	V
- I <sub>GND</sub>	DC Reverse Ground Pin Current	- 200	mA
I <sub>OUT</sub>	DC Output Current	Internally Limited	А
- I <sub>OUT</sub>	Reverse DC Output Current	- 6	Α
I <sub>IN</sub>	DC Input Current	+/- 10	mA
I <sub>STAT</sub>	DC Status Current	+/- 10	mA
$V_{ESD}$	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF) - INPUT - STATUS - OUTPUT - V <sub>CC</sub>	4000 4000 5000 5000	V V V
P <sub>tot</sub>	Power Dissipation T <sub>pins</sub> =25°C	6.25	W
E <sub>MAX</sub>	Maximum Switching Energy (L=1mH; R <sub>L</sub> =0 $\Omega$ ; V <sub>bat</sub> =13.5V; T <sub>jstart</sub> =150°C; I <sub>L</sub> =10.5A)	18 <sup>1</sup>	mJ
Tj	Junction Operating Temperature	Internally Limited	°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

Figure 3. Configuration Diagram (Top View) & Suggested Connections for Unused and N.C. Pins



Connection / Pin	Status	N.C.	Output	Input
Floating	X	Х	Х	X
To Ground		Х		Through 10KΩ resistor

Figure 4. Current and Voltage Conventions




Table 4. Thermal Data (Per island)

Symbol	Parameter	Value		Unit
R <sub>thj-lead</sub>	Thermal Resistance Junction-lead per chip	2	°C/W	
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	60 <sup>(1)</sup>	44 <sup>(2)</sup>	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient (two chips ON)	46 <sup>(1)</sup>	31 <sup>(2)</sup>	°C/W

Note: 1. When mounted on a standard single-sided FR-4 board with 0.5cm<sup>2</sup> of Cu (at least 35μm thick) connected to all V<sub>CC</sub> pins. Horizontal mounting and no artificial air flow

Note: 2. When mounted on a standard single-sided FR-4 board with 6cm² of Cu (at least 35µm thick) connected to all V<sub>CC</sub> pins. Horizontal mounting and no artificial air flow

## **ELECTRICAL CHARACTERISTICS**

(8V<V<sub>CC</sub><36V; -40°C<  $T_j$  <150°C, unless otherwise specified) (Per each channel)

**Table 5. Power Output** 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub> (**)	Operating Supply Voltage		5.5	13	36	V
V <sub>USD</sub> (**)	Undervoltage Shut-down		3	4	5.5	V
V <sub>OV</sub> (**)	Overvoltage Shut-down		36			V
R <sub>on</sub>	On State Resistance	I <sub>OUT</sub> =2A; T <sub>j</sub> =25°C I <sub>OUT</sub> =2A; V <sub>CC</sub> >8V			60 120	$m\Omega$
Is (**)	Supply Current	Off State; $V_{CC}$ =13V; $V_{IN}$ = $V_{OUT}$ =0V Off State; $V_{CC}$ =13V; $V_{IN}$ = $V_{OUT}$ =0V; $T_j$ =25°C On State; $V_{CC}$ =13V; $V_{IN}$ =5V; $I_{OUT}$ =0A		12 12	40 25 7	μA μA mA
I <sub>L(off1)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =0V	0		50	μΑ
I <sub>L(off2)</sub>	Off State Output Current	V <sub>IN</sub> =0V; V <sub>OUT</sub> =3.5V	-75		0	μΑ
I <sub>L(off3)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =125°C			5	μΑ
I <sub>L(off4)</sub>	Off State Output Current	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=25^{\circ}C$			3	μΑ

Note: (\*\*) Per island

Table 6. Protection (Per each channel) (See note 1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T <sub>TSD</sub>	Shut-down Temperature		150	175	200	°C
T <sub>R</sub>	Reset Temperature		135			°C
T <sub>hyst</sub>	Thermal Hysteresis		7	15		°C
t <sub>SDL</sub>	Status Delay in Overload Conditions	T <sub>j</sub> >T <sub>TSD</sub>			20	μs
l <sub>lim</sub>	Current limitation	5.5V <v<sub>CC&lt;36V</v<sub>	6	10.5	15 15	A A
V <sub>demag</sub>	Turn-off Output Clamp Voltage	I <sub>OUT</sub> =2A; L=6mH	V <sub>CC</sub> -41	V <sub>CC</sub> -48	V <sub>CC</sub> -55	V

Note: 1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Table 7. V<sub>CC</sub> - Output Diode (Per each channel)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>F</sub>	Forward on Voltage	-I <sub>OUT</sub> =1.3A; T <sub>j</sub> =150°C			0.6	V

## **ELECTRICAL CHARACTERISTICS** (continued)

## Table 8. Status Pin (Per each channel)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VSTAT	Status Low Output Voltage	I <sub>STAT</sub> =1.6mA			0.5	V
I <sub>LSTAT</sub>	Status Leakage Current	Normal Operation; V <sub>STAT</sub> =5V			10	μΑ
C <sub>STAT</sub>	Status Pin Input Capacitance	Normal Operation; V <sub>STAT</sub> =5V			100	pF
Vac	Status Clamp Voltage	I <sub>STAT</sub> =1mA	6	6.8	8	V
V <sub>SCL</sub>	Status Clamp Voltage	I <sub>STAT</sub> =-1mA		-0.7		V

## Table 9. Switching (Per each channel) (V<sub>CC</sub>=13V)

Symbol	Parameter	Test Conditions	Тур	Max	Unit	
t <sub>d(on)</sub>	Turn-on Delay Time	$R_L$ =6.5 $\Omega$ from $V_{IN}$ rising edge to $V_{OUT}$ =1.3 $V$		30	Cil	μs
t <sub>d(off)</sub>	Turn-off Delay Time	$R_L$ =6.5 $\Omega$ from $V_{IN}$ falling edge to $V_{OUT}$ =11.7 $V$		30	<b>)</b>	μs
dV <sub>OUT</sub> /dt <sub>(on)</sub>	Turn-on Voltage Slope	$R_L \!\!=\!\! 6.5 \Omega$ from $V_{OUT} \!\!=\!\! 1.3 V$ to $V_{OUT} \!\!=\!\! 10.4 V$	P	See relative diagram		V/µs
$dV_{OUT}/dt_{(off)}$	Turn-off Voltage Slope	$R_L$ =6.5 $\Omega$ from $V_{OUT}$ =11.7 $V$ to $V_{OUT}$ =1.3 $V$		See relative diagram		V/µs

# Table 10. Openload Detection (Per each channel)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
1	Openload ON State	V <sub>IN</sub> =5V	0.6	0.9	1.2	Α
l <sub>OL</sub>	Detection Threshold	VIN-3V	0.0	0.9	1.2	^
toou	Openload ON State	I <sub>OUT</sub> =0A			200	
t <sub>DOL(on)</sub>	Detection Delay	1001=0A			200	μs
V <sub>OL</sub>	Openload OFF State Voltage Detection Threshold	V <sub>IN</sub> =0V	1.5	2.5	3.5	V
t <sub>DOL(off)</sub>	Openload Detection Delay at Turn Off				1000	μs


# Table 11. Logic Input (Per each channel)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
$V_{IL}$	Input Low Level				1.25	V
I <sub>Ι</sub> L	Low Level Input Current	V <sub>IN</sub> =1.25V	1			μΑ
V <sub>IH</sub>	Input High Level		3.25			V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> =3.25V			10	μΑ
V <sub>I(hyst)</sub>	Input Hysteresis Voltage		0.5			V
V/	Innut Clamp Valtage	I <sub>IN</sub> =1mA	6	6.8	8	V
V <sub>ICL</sub> In	Input Clamp Voltage	I <sub>IN</sub> =-1mA		-0.7		V

**Table 12. Truth Table** 

CONDITIONS	INPUT	OUTPUT	SENSE
Normal Operation	L H	L H	H H
Current Limitation	L H H	L X X	$H $ $(T_j < T_{TSD}) H$ $(T_j > T_{TSD}) L$
Overtemperature	L H	L L	H L
Undervoltage	L H	L L	X X
Overvoltage	L H	L L	H S
Output Voltage > VoL	L H	H H	901H
Output Current < I <sub>OL</sub>	L H	L H	H

Figure 5.



Voutn

80%

dVout/dt(on)

10%

td(on)

td(off)

Figure 6. Switching time Waveforms


Table 13. Electrical Transient Requirements On V<sub>CC</sub> Pin

ISO T/R 7637/1		-11	TEST LEVELS		
Test Pulse	1	) II	III	IV	Delays and Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	$0.2~\text{ms}~10~\Omega$
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 $\Omega$
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 $\Omega$

ISO T/R 7637/1	TEST LEVELS RESULTS			
Test Pulse	I	II	III	IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	С	E	E	E


CLASS	CONTENTS
С	All functions of the device are performed as designed after exposure to disturbance.
Е	One or more functions of the device is not performed as designed after exposure and cannot be returned to proper operation without replacing the device.





47/ 9/21

Figure 8. Application Schematic



# GND PROTECTION NETWORK AGAINST REVERSE BATTERY

 $\underline{Solution~1:}$  Resistor in the ground line (RGND only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{\mbox{\footnotesize GND}}$  resistor.

- 1)  $R_{GND} \le 600 \text{mV} / 2(I_{S(on)max})$ .
- 2)  $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC}\!\!<\!\!0$ : during reverse battery situations) is:

 $P_D = (-V_{CC})^2 / R_{GND}$ 

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)max} \ ^* R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2.

Solution 2: A diode (D<sub>GND</sub>) in the ground line.

A resistor (RGND=1k $\Omega$ ) should be inserted in parallel to DGND if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (≃600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

#### LOAD DUMP PROTECTION

 $D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $V_{CC}$  max DC rating. The same applies if the device will be subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

#### .μC I/Os PROTECTION:

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu C$  I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$  Calculation example:

For V<sub>CCpeak</sub>= - 100V and I<sub>latchup</sub>  $\geq$  20mA; V<sub>OHµC</sub>  $\geq$  4.5V  $5k\Omega \leq R_{prot} \leq 65k\Omega$ .

Recommended  $R_{prot}$  value is  $10k\Omega$ .

#### **OPEN LOAD DETECTION IN OFF STATE**

Off state open load detection requires an external pull-up resistor ( $R_{PU}$ ) connected between OUTPUT pin and a positive supply voltage ( $V_{PU}$ ) like the +5V line used to supply the microprocessor.

The external resistor has to be selected according to the following requirements:

- no false open load indication when load is connected: in this case we have to avoid V<sub>OUT</sub> to be higher than V<sub>Olmin</sub>; this results in the following condition V<sub>OUT</sub>=(V<sub>PU</sub>/(R<sub>L</sub>+R<sub>PU</sub>))R<sub>L</sub><V<sub>Olmin</sub>.
- 2) no misdetection when load is disconnected: in this case the  $V_{OUT}$  has to be higher than  $V_{OLmax}$ ; this results in the following condition  $R_{PU} < (V_{PU} V_{OLmax}) / I_{L(off2)}$ .

Because  $I_{S(OFF)}$  may significantly increase if  $V_{out}$  is pulled high (up to several mA), the pull-up resistor  $R_{PU}$  should be connected to a supply that is switched OFF when the module is in standby.

The values of  $V_{OLmin}$ ,  $V_{OLmax}$  and  $I_{L(off2)}$  are available in the Electrical Characteristics section.

Figure 9. Open Load detection in off state





Figure 10. Off State Output Current



...( 3)




Figure 12. Status Low Output Voltage




Figure 13. High Level Input Current




Figure 14. Status Leakage Current




Figure 15. Status Clamp Voltage




Figure 16. Overvoltage Shutdown




Figure 19. I<sub>LIM</sub> Vs T<sub>case</sub>




Figure 17. Turn-on Voltage Slope




Figure 20. Turn-off Voltage Slope




Figure 18. On State Resistance Vs Tcase




Figure 21. On State Resistance Vs V<sub>CC</sub>




Figure 22. Input High Level




Figure 23. Openload On State Detection
Threshold




Figure 24. Input Hysteresis Voltage




Figure 25. Input Low Level




Figure 26. Openload Off State Detection Threshold







Figure 27. Maximum turn off current versus load inductance

A = Single Pulse at T<sub>Jstart</sub>=150°C B= Repetitive pulse at T<sub>Jstart</sub>=100°C C= Repetitive Pulse at T<sub>Jstart</sub>=125°C

Conditions: V<sub>CC</sub>=13.5V

## Values are generated with $R_L$ = $0\Omega$

In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.



#### **SO-28 Double Island Thermal Data**

Figure 28. Double Island PC Board




Table 14. Thermal Calculation According To The Pcb Heatsink Area

Chip 1	Chip 2	T <sub>jchip1</sub>	T <sub>jchip2</sub>	Note
ON	OFF	R <sub>thA</sub> x P <sub>dchip1</sub> + T <sub>amb</sub>	R <sub>thC</sub> x P <sub>dchip1</sub> + T <sub>amb</sub>	
OFF	ON	R <sub>thC</sub> x P <sub>dchip2</sub> + T <sub>amb</sub>	R <sub>thA</sub> x P <sub>dchip2</sub> + T <sub>amb</sub>	
ON	ON	R <sub>thB</sub> x (P <sub>dchip1</sub> + P <sub>dchip2</sub> ) + T <sub>amb</sub>	R <sub>thB</sub> x (P <sub>dchip1</sub> + P <sub>dchip2</sub> ) + T <sub>amb</sub>	P <sub>dchip1</sub> =P <sub>dchip2</sub>
ON	ON	(R <sub>thA</sub> x P <sub>dchip1</sub> ) + R <sub>thC</sub> x P <sub>dchip2</sub> + T <sub>amb</sub>	(R <sub>thA</sub> x P <sub>dchip2</sub> ) + R <sub>thC</sub> x P <sub>dchip1</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> ≠P <sub>dchip2</sub>


 $R_{thA} = \mbox{Thermal resistance}$  Junction to Ambient with one chip  $\mbox{ON}$ 

 $R_{thB}$  = Thermal resistance Junction to Ambient with both chips ON and  $P_{dchip1}$ = $P_{dchip2}$ 

R<sub>thC</sub> = Mutual thermal resistance

Downloaded from Arrow.com.

Figure 29. R<sub>thj-amb</sub> Vs. PCB Copper Area In **Open Box Free Air Condition** 







Figure 30. SO-28 Thermal Impedance Junction Ambient Single Pulse





### Pulse calculation formula

$$\begin{split} Z_{TH\delta} &= R_{TH} \cdot \delta + Z_{THtp} (1 - \delta) \\ \text{where} \quad \delta &= t_p / T \end{split}$$

**Table 15. Thermal Parameter** 

Area/island (cm <sup>2</sup> )	0.5	6
R1=R7=R13=R15 (°C/W)	0.05	
R2=R8=R14=R16 (°C/W)	0.3	
R3=R9 (°C/W)	3.4	
R4=R10 (°C/W)	11	
R5=R11 (°C/W)	15	
R6=R12 (°C/W)	30	13
C1=C7=C13=C15 (W.s/°C)	0.001	
C2=C8=C14=C16 (W.s/°C)	5.00E-03	
C3=C9 (W.s/°C)	1.00E-02	
C4=C10 (W.s/°C)	0.2	
C5=C11 (W.s/°C)	1.5	
C6=C12 (W.s/°C)	5	8
R17=R18 (°C/W)	150	


**A**7/

## **PACKAGE MECHANICAL**

Table 16. SO-28 Mechanical Data

Symbol	millimeters			
Symbol	Min	Тур	Max	
A			2.65	
a1	0.10		0.30	
b	0.35		0.49	
b1	0.23		0.32	
С		0.50		
c1		45° (typ.)	_	
D	17.7	12.1	18.1	
Е	10.00		10.65	
е		1.27	161	
e3		16.51		
F	7.40		7.60	
L	0.40		1.27	
S		8° (max.)	100,	

Figure 32. SO-28 Package Dimensions







Figure 34. Tape And Reel Shipment (Suffix "TR")



#### **REVISION HISTORY**

Date	Revision	Description of Changes
Oct. 2004	1	- First Issue



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or or therwise under any patent or patent rights of STMicroelectronics. Specifications were under any patent or patent rights of STMicroelectronics psecifications are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

47/