Contents

1	Bloc	k diagram and pin description5
2	Elec	trical specifications7
	2.1	Absolute maximum ratings7
	2.2	Thermal data
	2.3	Electrical characteristics
	2.4	Waveforms
	2.5	Electrical characteristics curves 21
3	Арр	lication information
	3.1	GND protection network against reverse battery
		3.1.1 Solution 1: resistor in the ground line (RGND only)
		3.1.2 Solution 2: diode (DGND) in the ground line
	3.2	Load dump protection
	3.3	MCU I/Os protection
	3.4	Current sense and diagnostic 26
		3.4.1 Short to V _{CC} and off-state open-load detection
	3.5	Maximum demagnetization energy (V _{CC} = 13.5 V)
4	Pacl	kage and thermal data
	4.1	SO-16L thermal data
5	Pacl	kage and packing information 32
	5.1	ECOPACK® packages 32
	5.2	Package mechanical data 32
	5.3	Packing information
6	Orde	er codes
7	Revi	sion history



List of tables

Pin functions	5
Suggested connections for unused and not connected pins	6
Absolute maximum ratings	7
Thermal data.	8
Power section	8
Protections and diagnostics	0
Current sense (8 V $<$ V _{CC} $<$ 18 V)	0
Truth table	
Electrical transient requirements (part 1) 1	7
Electrical transient requirements (part 2) 1	
Electrical transient requirements (part 3) 1	7
SO-16L mechanical data	
Device summary	5
Document revision history	6
	Absolute maximum ratingsThermal data.Power sectionSwitching ($V_{CC} = 13 \text{ V}; T_j = 25^{\circ}\text{C}$)Logic inputs.Protections and diagnosticsCurrent sense ($8 \text{ V} < V_{CC} < 18 \text{ V}$)Open-load detection ($8 \text{ V} < V_{CC} < 18 \text{ V}$)Truth table.Electrical transient requirements (part 1)Electrical transient requirements (part 2)Electrical transient requirements (part 3)Thermal parameters3SO-16L mechanical data3Device summary



List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Current sense delay characteristics 1	2
Figure 5.	Open-load off-state delay timing 1	3
Figure 6.	Switching characteristics 1	
Figure 7.	Delay response time between rising edge of output current and rising edge of current sens	е
(CS enabled	3)14	
Figure 8.	Output voltage drop limitation	
Figure 9.	I _{OUT} /I _{SENSE} vs I _{OUT}	5
Figure 10.	Maximum current sense ratio drift vs load current	
Figure 11.	Normal operation	8
Figure 12.	Overload or short to GND 1	8
Figure 13.	Intermittent overload	
Figure 14.	Off-state open-load with external circuitry 1	9
Figure 15.	Short to V _{CC}	20
Figure 16.	T ₁ evolution in overload or short to GND	20
Figure 17.	Off-state output current	21
Figure 18.	High level input current	21
Figure 19.	Input clamp voltage	21
Figure 20.	Input high level voltage	21
Figure 21.	Input low level voltage	21
Figure 22.	Input hysteresis voltage	21
Figure 23.	On-state resistance vs Tcase	
Figure 24.	On-state resistance vs VCC	22
Figure 25.	Undervoltage shutdown	22
Figure 26.	ILIMH vs Tcase	22
Figure 27.	Turn-on voltage slope	22
Figure 28.	Turn-off voltage slope	22
Figure 29.	CS_DIS high level voltage	23
Figure 30.	CS_DIS low level voltage	23
Figure 31.	CS_DIS clamp voltage	23
Figure 32.	Application schematic	24
Figure 33.	Current sense and diagnostic	26
Figure 34.	Maximum turn-off current versus inductance (for each channel)	28
Figure 35.	SO-16L PC board	29
Figure 36.	Rthj-amb vs PCB copper area in open box free air condition (one channel on)	29
Figure 37.	SO-16L thermal impedance junction to ambient single pulse (one channel on)	30
Figure 38.	Thermal fitting model of a double channel HSD in SO-16L ⁽¹⁾	30
Figure 39.	SO-16L package dimensions	
Figure 40.	SO-16L tube shipment (no suffix)	
Figure 41.	SO-16L tape and reel shipment (suffix "TR")	34

4/37



1 Block diagram and pin description






Table 1. Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT _{1,2}	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT _{1,2}	Voltage controlled input pin with hysteresis, CMOS compatible. It controls output switch state.
CURRENT SENSE _{1,2}	Analog current sense pin; it delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin to disable the current sense pin.






Figure 2. Configuration diagram (top view)

Table 2.	Suggested connections for unused and not connected pins	
----------	---	--

Connection / pin	Current sense	N.C.	Output	Input	CS_DIS
Floating	Not allowed	X ⁽¹⁾	Х	Х	Х
To ground	Through 1 kΩ resistor	Х	Through 22 kΩ resistor	Through 10 kΩ resistor	Through 10 kΩ resistor

1. X: do not care.



2 Electrical specifications




Figure 3. Current and voltage conventions

Note:

 $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Applying stress which exceeds the rating listed in *Table 3: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit	
V _{CC}	DC supply voltage	41	V	
-V _{CC}	Reverse DC supply voltage	0.3	v	
-I _{GND}	DC reverse ground pin current	200	mA	
I _{OUT}	DC output current	Internally limited	A	
-I _{OUT}	Reverse DC output current	24		
I _{IN}	DC input current	-1 to 10		
I _{CSD}	DC current sense disable input current	-1 10 10	mA	
-I _{CSENSE}	DC reverse CS pin current	200		
V _{CSENSE}	Current sense maximum voltage	V_{CC} - 41 to + V_{CC}	V	
E _{MAX}	Maximum switching energy (single pulse) (L = 0.8 mH; $R_L = 0 \Omega$; $V_{bat} = 13.5 V$; $T_{jstart} = 150 °C$; $I_{OUT} = I_{limL}(Typ.)$)	140	mJ	

Table 3. Absolute maximum ratings



Symbol	Parameter	Value	Unit
V _{ESD}	Electrostatic discharge (Human Body Model: R = $1.5 \text{ k}\Omega$; C = 100 pF) – Input	4000	V
	 Current sense CS_DIS Output V_{CC} 	2000 4000 5000 5000	V V V V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
Тj	Junction operating temperature	-40 to 150	
T _{stg}	Storage temperature	-55 to 150	

Table 3. Absolute maximum ratings (continued)

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Typ value	Unit
R _{thj-pcb}	Thermal resistance junction-pcb ⁽¹⁾	18.5	°C/W
R _{thj-amb}	Thermal resistance junction - ambient on two layers pcb	See Figure 36	°C/W
R _{thj-amb}	Thermal resistance junction - ambient on two layers pcb ⁽²⁾	32.5	°C/W

1. The measure is done in accordance with the JESD 51-8.

2. Four Layers PCB characteristics:

- Cu thickness: 70 um outer layers, 35 um inner layers

- Board finish thickness 1.6 mm +/- 10%

- Thermal vias separation 1.2 mm

- Thermal via diameter 0.3 mm +/- 0.08 mm

- Cu thickness on vias 0.025 mm

- Device soldered at about 2cm from the PCB edge with two sqcm of exposed copper.

2.3 Electrical characteristics

Values specified in this section are for 8 V < V_{CC} < 28 V; -40°C < T_j < 150°C, unless otherwise stated.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
		I _{OUT} = 3 A; T _j = 25°C		25		mΩ	
R _{ON}	On-state resistance ⁽¹⁾	I _{OUT} = 3 A; T _j = 150°C			50		
		I _{OUT} = 3 A; V _{CC} = 5 V; T _j = 25°C			35		
V _{clamp}	Clamp voltage	I _S = 20 mA	41	46	52	V	
	Supply current	Off-state; $V_{CC} = 13 \text{ V}$; $T_j = 25^{\circ}\text{C}$; $V_{IN} = V_{OUT} = V_{SENSE} = V_{CSD} = 0 \text{ V}$		2 ⁽²⁾	5 ⁽²⁾	μA	
ا _S		On-state; $V_{CC} = 13 \text{ V}$; $V_{IN} = 5 \text{ V}$; $I_{OUT} = 0 \text{ A}$		3	6	mA	
1	Off-state output current ⁽¹⁾	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25^{\circ}\text{C}$	0	0.01	3	μA	
I _{L(off1)}		$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125^{\circ}\text{C}$	0		5		
V _F	Output - V _{CC} diode voltage ⁽¹⁾	-I _{OUT} = 4 A; T _j = 150°C			0.7	V	

 Table 5.
 Power section (continued)

1. For each channel.

2. PowerMOS leakage included.

Table 6. Switching ($V_{CC} = 13 \text{ V}; T_j = 25^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	R _L = 4.3 Ω	—	20	—	
t _{d(off)}	Turn-off delay time	(see <i>Figure 6</i>)		40	-	μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	$R_1 = 4.3 \Omega$	_	See Figure 27	_	V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	$K_{L} = 4.3 22$	_	See Figure 28	_	v/µs
W _{ON}	Switching energy losses during t _{WON}	R _L = 4.3 Ω	_	0.6	_	mJ
W _{OFF}	Switching energy losses during t _{WOFF}	(see <i>Figure 6</i>)		0.35	_	110

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μA



	9					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{I(hyst)}	Input hysteresis voltage		0.25			
V	Input clamp voltage	I _{IN} = 1 mA	5.5		7	V
V _{ICL}	input clamp voltage	I _{IN} = -1 mA		-0.7		v
V _{CSDL}	CS_DIS low level voltage				0.9	
I _{CSDL}	Low level CS_DIS current	$V_{CSD} = 0.9 V$	1			μA
V _{CSDH}	CS_DIS high level voltage		2.1			V
I _{CSDH}	High level CS_DIS current	V _{CSD} = 2.1 V			10	μA
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25			
Maria	CS_DIS clamp voltage	I _{CSD} = 1 mA	5.5		7	V
V _{CSCL}		I _{CSD} = -1 mA		-0.7		

Table 7. Logic inputs (continued)

 Table 8.
 Protections and diagnostics ⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
1	DC short circuit current	V _{CC} = 13 V	43	60	85	А
ILIMH	DC short circuit current	5 V < V _{CC} < 28 V			85	А
I _{LIML}	Short circuit current during thermal cycling	V _{CC} = 13 V; T _R < T _j < T _{TSD}		15		A
T _{TSD}	Shutdown temperature		150	175	200	°C
Τ _R	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of STATUS		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
V _{DEMAG}	Turn-Off output voltage clamp	I _{OUT} = 2 A; V _{IN} = 0; L = 6 mH	V _{CC} - 41	V _{CC} - 46	V _{CC} - 52	V
V _{ON}	Output voltage drop limitation	$I_{OUT} = 0.1A;$ $T_j = -40^{\circ}C$ to 150°C (see <i>Figure 8</i>)		25		mV

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9.	Current sense (8 V < V _{CC} < 18 V)
----------	--

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K _{LED}	I _{OUT} /I _{SENSE}	I _{OUT} = 0.05 A; V _{SENSE} = 0.5 V; V _{CSD} = 0 V; T _j = -40°C to 150°C	1240	3350	5100	
K ₀	I _{OUT} /I _{SENSE}	I _{OUT} = 0.5 A; V _{SENSE} = 0.5 V; V _{CSD} = 0 V; T _j = -40 °C to 150 °C	1860	3150	4600	



Symbol	Parameter	/ _{CC} < 18 V) (continued) Test conditions	Min.	Тур.	Max.	Unit
, К ₁	I _{OUT} /I _{SENSE}	$I_{OUT} = 2 \text{ A}; \text{ V}_{SENSE} = 4 \text{ V};$ $\text{V}_{CSD} = 0 \text{ V};$ $\text{T}_{j} = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$ $\text{T}_{i} = 25^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$		3100 3100		
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	$I_{OUT} = 2 \text{ A}; \text{ V}_{SENSE} = 4 \text{ V};$ $\text{V}_{CSD} = 0 \text{ V};$ $\text{T}_{j} = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	-13		13	%
K ₂	I _{OUT} /I _{SENSE}	$I_{OUT} = 3 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$		3000 3000	4100 3550	
dK ₂ /K ₂ ⁽¹⁾	Current sense ratio drift	$I_{OUT} = 3 \text{ A}; \text{ V}_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	-12		12	%
K ₃	I _{OUT} /I _{SENSE}	$I_{OUT} = 10 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	2550 2650	2850 2850	3280 3180	
dK ₃ /K ₃ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 10 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _j = -40°C to 150°C	-6		+6	%
		$I_{OUT} = 0 \text{ A}; V_{SENSE} = 0 \text{ V};$ $V_{CSD} = 5 \text{ V}; V_{IN} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	0		1	μA
I _{SENSE0}	Analog sense leakage current	$ I_{OUT} = 0 \text{ A}; \text{ V}_{SENSE} = 0 \text{ V}; V_{CSD} = 0 \text{ V}; \text{ V}_{IN} = 5 \text{ V}; T_j = -40 \ ^{\circ}\text{C} \text{ to } 150 \ ^{\circ}\text{C} $	0		2	μA
		$I_{OUT} = 2 \text{ A}; V_{SENSE} = 0 \text{ V};$ $V_{CSD} = 5 \text{ V}; V_{IN} = 5 \text{ V};$ $T_j = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$	0		1	μA
I _{OL}	Open-load on-state current detection threshold	V _{IN} = 5 V; 8 V < V _{CC} < 18 V; I _{SENSE} = 5 μA	5		30	mA
V _{SENSE}	Max analog sense output voltage	I _{OUT} = 3 A; V _{CSD} = 0 V	5			V
V _{SENSEH}	Analog sense output voltage in fault condition ⁽¹⁾	V _{CC} = 13 V; R _{SENSE} = 3.9 kΩ		8		V
I _{SENSEH}	Analog sense output current in fault condition ⁽²⁾	V _{CC} = 13 V; V _{SENSE} = 5 V		9		mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} < 4 V, 0.5 < I _{OUT} < 10A I _{SENSE} = 90% of I _{SENSEMAX} (see <i>Figure 4</i>)		30	100	μs

Table 9.Current sense (8 V < V_{CC} < 18 V) (continued)</th>



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	$V_{SENSE} < 4 V, 0.5 < I_{OUT} < 10 A$ $I_{SENSE} = 10 \% \text{ of } I_{SENSEMAX}$ (see <i>Figure 4</i>)		5	20	μs
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	$V_{SENSE} < 4 V, 0.5 < I_{OUT} < 10 A$ $I_{SENSE} = 90\%$ of $I_{SENSEMAX}$ (see <i>Figure 4</i>)		80	300	μs
$\Delta t_{DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	$V_{SENSE} < 4 V$, $I_{SENSE} = 90 \%$ of $I_{SENSEMAX}$, $I_{OUT} = 90 \%$ of I_{OUTMAX} ; $I_{OUTMAX} = 3 A$; (see <i>Figure 7</i>)			110	μs
t _{DSENSE2L}	Delay response time from falling edge of INPUT pin	$V_{SENSE} < 4 V, 0.5 < I_{OUT} < 10 A$ $I_{SENSE} = 10 \% \text{ of } I_{SENSEMAX}$ (see <i>Figure 4</i>)		70	250	μs


Table 9. Current sense (8 V < V_{CC} < 18 V) (continued)

1. Fault condition includes: power limitation, overtemperature and open-load off-state detection.

Table 10. Open-load detection (8 V < V_{CC} < 18 V)


Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{OL}	Open-load off-state voltage detection threshold	V _{IN} = 0 V	2	See <i>Figure 5</i>	4	V
t _{DSTKON}	Output short circuit to V_{CC} detection delay at turn-off	See Figure 5	180		1200	μs
I _{L(off2)r}	Off-state output current at V _{OUT} = 4V	$V_{IN} = 0 V; V_{SENSE} = 0 V;$ V_{OUT} rising from 0 V to 4 V	-120		0	μA
I _{L(off2)f}	Off-state output current at V _{OUT} = 2 V	$V_{IN} = 0 V; V_{SENSE} = V_{SENSEH};$ V_{OUT} falling from V_{CC} to 2 V	-50		90	μA
td_vol	Delay response from output rising edge to V _{SENSE} rising edge in openload	V _{OUT} = 4 V; V _{IN} = 0 V; V _{SENSE} = 90 % of V _{SENSEH}			20	μs

Figure 4. Current sense delay characteristics




















Figure 7. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)











Figure 9. I_{OUT}/I_{SENSE} vs I_{OUT}

Figure 10. Maximum current sense ratio drift vs load current



Note:

Parameter guaranteed by design; it is not tested.



Table 11. Truth table

Conditions	Input	Output	Sense $(V_{CSD} = 0 V)^{(1)}$
Normal operation	L H	L H	0 Nominal
Overtemperature	L H	L	0 V _{SENSEH}
Undervoltage	L H	L	0 0
Overload	н	X (no power limitation) Cycling (power limitation)	Nominal V _{SENSEH}
Short circuit to GND (Power limitation)	L H	L	0 V _{SENSEH}
Open-load off-state (with external pull up)	L	Н	V _{SENSEH}
Short circuit to V _{CC} (external pull up disconnected)	L H	H H	V _{SENSEH} < Nominal
Negative output voltage clamp	L	L	0

1. If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.



Table 12. Electrical transient requirements (part 1)						
ISO 7637-2: 2004(E) Test	Test levels ⁽¹⁾		Number of pulses or	-	cle / pulse ion time	Delays and Impedance
pulse	III	IV	test times	Min.	Max.	impedance
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω
3a	-100V	-150V	1h	90ms	100ms	0.1µs, 50Ω
3b	+75V	+100V	1h	90ms	100ms	0.1µs, 50Ω
4	-6V	-7V	1 pulse			100ms, 0.01Ω
5b ⁽²⁾	+65V	+87V	1 pulse			400ms, 2Ω

 Table 12.
 Electrical transient requirements (part 1)

1. The above test levels must be considered referred to V_{CC} = 13.5V except for pulse 5b.

2. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 13. Electrical transient requirements (part 2)

ISO 7637-2:	Test leve	el results
2004E Test pulse	III	VI
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽¹⁾	С	С

1. Valid in case of external load dump clamp: 40V maximum referred to ground

Table 14. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device performed as designed after exposure to disturbance.
	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.



2.4 Waveforms







Figure 12. Overload or short to GND








Figure 13. Intermittent overload








Figure 15. Short to V_{CC}







Figure 16. T_J evolution in overload or short to GND





2.5 **Electrical characteristics curves**










Figure 20. Input high level voltage







Doc ID 022490 Rev 6

57












Figure 28. Turn-off voltage slope

Vcc=13V

RI= 4.3 Ohm

50 75 100

Tc (°C)

125 150 175






Figure 31. CS_DIS clamp voltage





Figure 30. CS_DIS low level voltage





3 Application information




Figure 32. Application schematic

1. Channel 2 has the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the $\mathsf{R}_{\mathsf{GND}}$ resistor.

- 1. $R_{GND} \leq 600 \text{mV} / (I_{S(on)max})$
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_{GND} (when V_{CC} <0: during reverse battery situations) is:

 $P_{D} = (-V_{CC})^2 / R_{GND}$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} produces a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift varies depending on how many devices are On in the case of several high side drivers sharing the same R_{GND} .

24/37



If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

3.1.2 Solution 2: diode (D_{GND}) in the ground line

A resistor (R_{GND} = 1 k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (\approx 600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift not varies if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{Id} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} maximum DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins are pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the microcontroller I/O pins from latching-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os:

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For V_{CCpeak} = - 100V and I_{latchup} \ge 20mA; V_{OHµC} \ge 4.5V

 $5k\Omega \le R_{prot} \le 180k\Omega$

Recommended values: $R_{prot} = 10k\Omega$, $C_{EXT} = 10nF$.





3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load current according to a known ratio K_X. The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE}. Linearity between I_{OUT} and V_{SENSE} is ensured up to 5V minimum (see parameter V_{SENSE} in *Table 9: Current sense (8 V < VCC < 18 V)*). The current sense accuracy depends on the output current (refer to current sense electrical characteristics *Table 9: Current sense (8 V < VCC < 18 V)*).
- Diagnostic flag in fault conditions, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to Table 11: Truth table):
 - Power limitation activation
 - Overtemperature
 - Short to V_{CC} in off-state
 - Open-load in off-state with additional external components.

A logic level high on the CS_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.







3.4.1 Short to V_{CC} and off-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Little or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

Off-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor (R_{PU}) connecting the output to a positive supply voltage V_{PU} .

It is preferable that V_{PU} is switched off during the module standby mode to avoid an increase in overall standby current consumption in normal conditions, that is, when the load is connected.

An external pull-down resistor (R_{PD}) connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off-state (see *Figure 33: Current sense and diagnostic*).

 R_{PD} must be selected in order to ensure $V_{OUT} < V_{OLmin}$ unless pulled up by the external circuitry:

$$V_{OUT}\Big|_{Pull-up_OFF} = R_{PD} \cdot I_{L(off\,2)f} < V_{OL\min} = 2V$$

 $R_{PD} \le 22 \text{ K}\Omega$ is recommended.

For proper open-load detection in off-state, the external pull-up resistor must be selected according to the following formula:

$$V_{OUT}\Big|_{Pull-up_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off\,2)r}}{R_{PU} + R_{PD}} > V_{OL\,\text{max}} = 4V$$

For the values of V_{OLmin} , V_{OLmax} , $I_{L(off2)r}$ and $I_{L(off2)f}$ see *Table 10: Open-load detection* (8 V < VCC < 18 V).



3.5 Maximum demagnetization energy (V_{CC} = 13.5 V)




Figure 34. Maximum turn-off current versus inductance (for each channel)


 Values are generated with R_L = 0 Ω. In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.




4 Package and thermal data


4.1 SO-16L thermal data

Figure 35. SO-16L PC board



 Layout condition of Rth and Zth measurements (PCB: Double Layers, Thermal Vias, FR4 area 77 mm x 86 mm, PCB thickness = 1.6 mm, Cu thickness = 70 μm (front and back side), Copper area from minimum pad lay- out to 24 cm²).











Figure 37. SO-16L thermal impedance junction to ambient single pulse (one channel on)

Equation 1: pulse calculation formula

$$\begin{split} & Z_{TH\delta} \ = \ R_{TH} \cdot \delta + Z_{THtp}(1-\delta) \\ & \text{where} \ \delta = t_P/T \end{split}$$





1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.



Area/Island (cm ²)	Footprint	2	8
R1 (°C/W)	0.28		
R2 (°C/W)	1.2		
R3 (°C/W)	4		
R4 (°C/W)	8	6	6
R5 (°C/W)	14	13	13
R6 (°C/W)	28	20	14.5
R7 (°C/W)	0.28		
R8 (°C/W)	1.2		
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.005		
C3 (W.s/°C)	0.1		
C4 (W.s/°C)	0.5		
C5 (W.s/°C)	1	1.5	1.5
C6 (W.s/°C)	3	9	12
C7 (W.s/°C)	0.001		
C8 (W.s/°C)	0.005		

Table 15. Thermal parameters




5 Package and packing information


5.1 ECOPACK[®] packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

ECOPACK[®] is an ST trademark.

5.2 Package mechanical data










Currente a l	Millimeters			
Symbol	Min	Тур	Max	
A	2.35		2.65	
A1	0.10		0.30	
В	0.33		0.51	
С	0.23		0.32	
D	10.10		10.50	
E	7.40		7.60	
е		1.27		
Н	10.00		10.65	
h	0.25		0.75	
L	0.40		1.27	
k	0°		8°	
ddd			0.10	

Table 16. SO-16L mechanical data




5.3 Packing information

Figure 40. SO-16L tube shipment (no suffix)







34/37



6 Order codes

Table 17. Device summary

Package	Order codes	
Fachage	Tube	Tape and reel
SO-16L	VND5E025AS-E	VND5E025ASTR-E



7 Revision history

Table 18.Document revision history

Date	Revision	Changes
11-Nov-2011	1	Initial release.
19-Dec-2011	2	Updated Figure 2.
13-Mar-2012	3	Added Section 4: Package and thermal data.
19-Jun-2012	4	Updated Table 4: Thermal data
17-Sep-2012	5	Updated Table 4: Thermal data
18-Sep-2013	6	Updated disclaimer.

36/37



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

