Contents VN5E006ASP-E

## **Contents**

| 1 | Bloc | k diagram and pin description                             | 5          |
|---|------|---|------------|
| 2 | Elec | trical specifications                                     | 7          |
|   | 2.1  | Absolute maximum ratings                                  | 7          |
|   | 2.2  | Thermal data  | 8          |
|   | 2.3  | Electrical characteristics                                | 9          |
|   | 2.4  | Waveforms   | 8          |
|   | 2.5  | Electrical characteristics curves                         | <u>'</u> 1 |
| 3 | Арр  | lication information 2                                    | 4          |
|   | 3.1  | MCU I/Os protection                                       | <u>'</u> 4 |
|   | 3.2  | Load dump protection                                      | 24         |
|   | 3.3  | Current sense and diagnostic                              | 25         |
|   |      | 3.3.1 Short to VCC and off-state open-load detection      | 26         |
|   | 3.4  | Maximum demagnetization energy (V <sub>CC</sub> = 13.5 V) | ?7         |
| 4 | Pacl | kage and PCB thermal data                                 | 8          |
|   | 4.1  | PowerSO-10 thermal data                                   | 28         |
| 5 | Pacl | kage information  | 1          |
|   | 5.1  | ECOPACK <sup>®</sup> packages 3                           | 31         |
|   | 5.2  | PowerSO-10 mechanical data                                | 32         |
|   | 5.3  | Packing information 3                                     | 14         |
| 6 | Orde | er codes 3  | 5          |
| 7 | Revi | sion history  | 6          |



VN5E006ASP-E List of tables

## List of tables

| Table 1.  | Pin function  | 5  |
|-----------|---|----|
| Table 2.  | Suggested connections for unused and not connected pins                   |    |
| Table 3.  | Absolute maximum ratings  |    |
| Table 4.  | Thermal data  | 8  |
| Table 5.  | Power section   | 9  |
| Table 6.  | Switching (V <sub>CC</sub> = 13 V; T <sub>i</sub> = 25 °C)                | 9  |
| Table 7.  | Logic inputs  |    |
| Table 8.  | Protections and diagnostic  | 10 |
| Table 9.  | Current sense (8 V < V <sub>CC</sub> < 18 V)                              | 11 |
| Table 10. | Open-load detection (8 V < V <sub>CC</sub> < 18 V, V <sub>DE</sub> = 5 V) | 12 |
| Table 11. | Truth table   | 16 |
| Table 12. | Electrical transient requirements (part 1)                                | 17 |
| Table 13. | Electrical transient requirements (part 2)                                |    |
| Table 14. | Electrical transient requirements (part 3)                                | 17 |
| Table 15. | Thermal parameter   | 30 |
| Table 16. | PowerSO-10 mechanical data  | 33 |
| Table 17. | Device summary  | 35 |
| Table 18  | Document revision history   | 36 |



List of figures VN5E006ASP-E

# **List of figures**

| Figure 1.  | Block diagram  | . 5 |
|------------|--|-----|
| Figure 2.  | Configuration diagram (top view)   | . 6 |
| Figure 3.  | Current and voltage conventions  | . 7 |
| Figure 4.  | Current sense delay characteristics  | 13  |
| Figure 5.  | Open load Off-state delay timing   | 13  |
| Figure 6.  | Switching characteristics  |     |
| Figure 7.  | Delay response time between rising edge of output current and rising edge of current ser | ıse |
|            | (CS enabled)   |     |
| Figure 8.  | Output voltage drop limitation   | 14  |
| Figure 9.  | I <sub>OUT</sub> /I <sub>SENSE</sub> vs I <sub>OUT</sub>                                 | 15  |
| Figure 10. | Maximum current sense ratio drift vs load current  | 15  |
| Figure 11. | Normal operation   | 18  |
| Figure 12. | Overload or short to GND   | 18  |
| Figure 13. | Intermittent overload  |     |
| Figure 14. | OFF-state open load with external circuitry  | 19  |
| Figure 15. | Short to V <sub>CC</sub>   |     |
| Figure 16. | T <sub>i</sub> evolution in overload or short to GND                                     | 20  |
| Figure 17. | Off-state output current   |     |
| Figure 18. | High level input current   |     |
| Figure 19. | Input clamp voltage  |     |
| Figure 20. | Input high level   |     |
| Figure 21. | Input low level  |     |
| Figure 22. | Input hysteresis voltage   |     |
| Figure 23. | On-state resistance vs T <sub>case</sub>   |     |
| Figure 24. | On state resistance vs V <sub>CC</sub>   | 22  |
| Figure 25. | Undervoltage shutdown  |     |
| Figure 26. | I <sub>LIMH</sub> vs T <sub>case</sub>   |     |
| Figure 27. | Turn-on voltage slope  |     |
| Figure 28. | Turn-off voltage slope   |     |
| Figure 29. | DE clamp voltage   |     |
| Figure 30. | Low level DE voltage   |     |
| Figure 31. | High level DE voltage  |     |
| Figure 32. | Application schematic  |     |
| Figure 33. | Current sense and diagnostics  |     |
| Figure 34. | Maximum turn-off current versus inductance   |     |
| Figure 35. | PowerSO-10 PC board  |     |
| Figure 36. | R <sub>thj-amb</sub> vs PCB copper area in open box free air condition (one channel on)  | 28  |
| Figure 37. | PowerSO-10 thermal impedance junction ambient single pulse (one channel on)              |     |
| Figure 38. | Thermal fitting model of a single channel HSD in PowerSO-10                              |     |
| Figure 39. | PowerSO-10 package dimensions  |     |
| Figure 40. | PowerSO-10 suggested pad layout and tube shipment (no suffix)                            |     |
| Figure 41. | PowerSO-10 tape and reel shipment (suffix "TR")  | 34  |



#### Block diagram and pin description 1

Reverse Battery Undervoltage Control & Diagnostic IN V<sub>ON</sub> Limitation Current Limitation OFF State Open load V<sub>SENSEH</sub> Current Sense OUT OVERLOAD PROTECTION LOGIC (ACTIVEPOWERLIMITATION) GND GAPGCFT00255

Figure 1. Block diagram

**Table 1. Pin function** 

| Name             | Function   |
|------------------|--|
| V <sub>CC</sub>  | Battery connection.  |
| OUTPUT           | Power output.  |
| GND              | Ground connection.   |
| INPUT            | Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state. |
| CURRENT<br>SENSE | Analog current sense pin, delivers a current proportional to the load current.               |
| DE               | Active high diagnostic enable pin.   |



GND 5 Output 6 Input \_\_\_\_\_ 7 4 Ultput Output CURSENSE \_\_\_\_\_ 3 8 Ullim Output DE .... 9 2 UIII Output \_\_\_\_\_ Output Nc .... 10  $^{\sim}V_{CC}$ GAPGCFT00256

Figure 2. Configuration diagram (top view)

Table 2. Suggested connections for unused and not connected pins

|                     |                      |      |             |                       | _                     |
|---------------------|----------------------|------|-------------|-----------------------|-----------------------|
| Connection /<br>pin | Current sense        | N.C. | Output      | Input                 | DE                    |
| Floating            | Not allowed          | Х    | Х           | X                     | Х                     |
| To ground           | Through 1KΩ resistor | Х    | Not allowed | Through 10KΩ resistor | Through 10KΩ resistor |

57

### 2 Electrical specifications




Figure 3. Current and voltage conventions

### 2.1 Absolute maximum ratings

Stressing the device above the ratings listed in *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in this section for extended periods may affect device reliability.

**Symbol** Unit **Parameter** Value DC supply voltage ٧  $V_{CC}$ 28 Transient supply voltage (T < 400 ms,  $R_{LOAD} > 0.5 \Omega$ ) 41 ٧  $V_{CCPK}$ -V<sub>CC</sub> Reverse DC supply voltage 16 ٧ DC output current Internally limited Α I<sub>OUT</sub> Reverse DC output current 60 Α -l<sub>OUT</sub> DC input current -1 to 10 mΑ  $I_{IN}$ DC diagnostic enable input current -1 to 10 mΑ  $I_{DE}$ V<sub>CC</sub>-41 ٧ Current sense maximum voltage **V<sub>CSENSE</sub>** ٧ +V<sub>CC</sub> Maximum switching energy (single pulse) 600 mJ  $E_{MAX}$ (L = 1.4 mH;  $R_L = 0 \Omega$ ;  $V_{bat} = 13.5 V$ ;  $T_{istart} = 150 °C$ ;  $I_{OUT} = I_{limL}(Typ.)$ Electrostatic discharge  $V_{ESD}$ 2000 (Human Body Model:  $R = 1.5 \text{ K}\Omega$ ; C = 100 pF) ٧ Charge device model (CDM-AEC-Q100-011) 750 ٧  $V_{ESD}$ 

Table 3. Absolute maximum ratings



DocID17753 Rev 9 7/38

Table 3. Absolute maximum ratings (continued)

| Symbol           | Parameter                      | Value      | Unit |
|------------------|--------------------------------|------------|------|
| T <sub>j</sub>   | Junction operating temperature | -40 to 150 | °C   |
| T <sub>STG</sub> | Storage temperature            | -55 to 150 | °C   |

### 2.2 Thermal data

Table 4. Thermal data

| Symbol                | Parameter   | Maximum value                        | Unit |
|-----------------------|---|--------------------------------------|------|
| R <sub>thj-case</sub> | Thermal resistance junction-case (one channel ON) | 0.45                                 | °C/W |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient               | See Figure 36 in the thermal section | °C/W |



#### 2.3 Electrical characteristics

8 V < V $_{CC}$  < 28 V; -40 °C < T $_{j}$  < 150 °C, unless otherwise specified.

Table 5. Power section

| Symbol               | Parameter                           | Test conditions  | Min | Тур               | Max  | Unit  |
|----------------------|-------------------------------------|--|-----|-------------------|--|-------|
| V <sub>CC</sub>      | Operating supply voltage            |  | 4.5 | 13                | 28   | V     |
| V <sub>USD</sub>     | Undervoltage shutdown               |  |     | 3.5               | 4.5  | V     |
| V <sub>USDhyst</sub> | Undervoltage shutdown hysteresis    |  |     | 0.5               |  | ٧     |
| R <sub>ON</sub>      |                                     | I <sub>OUT</sub> = 10 A; T <sub>j</sub> = 25 °C  |     | 4.5               |  |       |
|                      | ON state resistance                 | I <sub>OUT</sub> = 10 A; T <sub>j</sub> = 150 °C   |     |                   | 9  | mΩ    |
| Oiv                  |                                     | $I_{OUT} = 10 \text{ A}; V_{CC} = 5 \text{ V};$<br>$T_j = 25 \text{ °C}$   |     |                   | 28   | 11122 |
| R <sub>ON REV</sub>  | Reverse battery on state resistance | $V_{CC} = -13 \text{ V; } I_{OUT} = -10 \text{ A;}$<br>$T_j = 25 \text{ °C}$   |     |                   | 6  | mΩ    |
| V <sub>clamp</sub>   | Clamp voltage                       | I <sub>S</sub> = 20 mA   | 41  | 46                | 52   | V     |
|                      |                                     | Disable $V_{DE} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25 \text{ °C}; V_{IN} = x;$ $V_{OUT} = V_{SENSE} = 0 \text{ V}$            |     | 2                 | 5  |       |
| I <sub>S</sub>       | Supply current                      | Off state; $V_{CC} = 13 \text{ V}$ ;<br>$V_{DE} = 5 \text{ V}$ ; $T_j = 25 \text{ °C}$ ;<br>$V_{IN} = V_{OUT} = V_{SENSE} = 0 \text{ V}$ |     | 10 <sup>(1)</sup> | 13 28 3.5 4.5 0.5 4.5 0.5 4.5 9 r 6 6 r 46 52 2 5 0(1) 15(1) 2 4 r 1.01 3              | μΑ    |
|                      |                                     | On state; $V_{CC} = 13 \text{ V}$ ; $V_{DE} = 5 \text{ V}$ ; $V_{IN} = 5 \text{ V}$ ; $I_{OUT} = 0 \text{ A}$                            |     | 2                 | 4  | mA    |
| I                    | Off state output current (2)        | $V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$<br>$T_j = 25 \text{ °C}$  | 0   | 0.01              | 3  | шА    |
| I <sub>L(off1)</sub> | On State output current             | $V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$<br>$T_j = 125 \text{ °C}$   | 0   |                   | 13 28 3.5 4.5 0.5 4.5 9 6 6 6 46 52 2 5 10 <sup>(1)</sup> 15 <sup>(1)</sup> 2 4 0.01 3 | μA    |

<sup>1.</sup> PowerMOS leakage included.

Table 6. Switching ( $V_{CC} = 13 \text{ V}; T_j = 25 ^{\circ}\text{C}$ )

| Symbol                                 | Parameter                            | Test conditions                           | Min. | Тур.          | Max. | Unit |
|--|--------------------------------------|---|------|---------------|------|------|
| t <sub>d(on)</sub>                     | Turn-on delay time                   | $R_L = 1.3 \Omega$ (see <i>Figure 6</i> ) | _    | 30            | _    | μs   |
| t <sub>d(off)</sub>                    | Turn-off delay time                  | $R_L = 1.3 \Omega$ (see <i>Figure 6</i> ) | _    | 30            | _    | μs   |
| (dV <sub>OUT</sub> /dt) <sub>on</sub>  | Turn-on voltage slope                | $R_L = 1.3 \Omega$                        | _    | See Figure 27 | _    | V/µs |
| (dV <sub>OUT</sub> /dt) <sub>off</sub> | Turn-off voltage slope               | $R_L = 1.3 \Omega$                        | _    | See Figure 28 | _    | V/µs |
| W <sub>ON</sub>                        | Switching energy losses during twon  | $R_L = 1.3 \Omega$ (see <i>Figure 6</i> ) | _    | 3             | _    | mJ   |
| W <sub>OFF</sub>                       | Switching energy losses during twoff | $R_L = 1.3 \Omega$ (see <i>Figure 6</i> ) | _    | 1.5           | _    | mJ   |



DocID17753 Rev 9

<sup>2.</sup> For each channel.

Table 7. Logic inputs

| Symbol                | Parameter                | Test conditions         | Min. | Тур. | Max. | Unit |
|-----------------------|--------------------------|-------------------------|------|------|------|------|
| $V_{IL}$              | Input low level voltage  |                         |      |      | 0.9  | V    |
| I <sub>IL</sub>       | Low level input current  | V <sub>IN</sub> = 0.9 V | 1    |      |      | μΑ   |
| V <sub>IH</sub>       | Input high level voltage |                         | 2.1  |      |      | V    |
| I <sub>IH</sub>       | High level input current | V <sub>IN</sub> = 2.1 V |      |      | 10   | μΑ   |
| V <sub>I(hyst)</sub>  | Input hysteresis voltage |                         | 0.25 |      |      | V    |
| V                     | Innut clamp valtage      | I <sub>IN</sub> = 1 mA  | 5.5  |      | 7    | V    |
| V <sub>ICL</sub>      | Input clamp voltage      | I <sub>IN</sub> = -1 mA |      | -0.7 |      | V    |
| V <sub>DEL</sub>      | DE low level voltage     |                         |      |      | 0.9  | V    |
| I <sub>DEL</sub>      | DE low level current     | V <sub>IN</sub> = 0.9 V | 1    |      |      | μΑ   |
| $V_{DEH}$             | DE high level voltage    |                         | 2.1  |      |      | V    |
| I <sub>DEH</sub>      | DE high level current    | V <sub>IN</sub> = 2.1 V |      |      | 10   | μΑ   |
| V <sub>DE(hyst)</sub> | DE hysteresis voltage    |                         | 0.25 |      |      | V    |
| M                     | DE olomo voltago         | I <sub>DE</sub> = 1 mA  | 5.5  |      | 7    | V    |
| V <sub>DECL</sub>     | DE clamp voltage         | I <sub>DE</sub> = -1 mA |      | -0.7 |      | V    |

Table 8. Protections and diagnostic<sup>(1)</sup>

| Symbol             | Parameter  | Test conditions  | Min.                    | Тур.                    | Max.                    | Unit |
|--------------------|--|--|-------------------------|-------------------------|-------------------------|------|
| ,                  | Short circuit current                                  | V <sub>CC</sub> = 13 V   | 63.5                    | 90                      | 127                     | Α    |
| l <sub>limH</sub>  | Short circuit current                                  | 5 V < V <sub>CC</sub> < 24 V                                   |                         |                         | 127                     | A    |
| I <sub>limL</sub>  | Short circuit current during thermal cycling           | $V_{CC} = 13 \text{ V}; T_R < T_j < T_{TSD}$                   |                         | 25                      |                         | Α    |
| T <sub>TSD</sub>   | Shutdown temperature                                   |  | 150                     | 175                     | 200                     | °C   |
| T <sub>R</sub>     | Reset temperature                                      |  | T <sub>RS</sub> +       | T <sub>RS</sub> + 5     |                         | °C   |
| T <sub>RS</sub>    | Thermal reset of status                                |  | 135                     |                         |                         | °C   |
| T <sub>HYST</sub>  | Thermal hysteresis (T <sub>TSD</sub> -T <sub>R</sub> ) |  |                         | 7                       |                         | °C   |
| V <sub>DEMAG</sub> | Turn-off output voltage clamp                          | I <sub>OUT</sub> = 2 A; V <sub>IN</sub> = 0; L = 6 mH          | V <sub>CC</sub> -<br>28 | V <sub>CC</sub> -<br>31 | V <sub>CC</sub> -<br>35 | V    |
| V <sub>ON</sub>    | Output voltage drop limitation                         | $I_{OUT}$ = 1.2 A; $T_j$ = -40 °C150 °C (see <i>Figure 8</i> ) |                         | 25                      |                         | mV   |

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

577

Table 9. Current sense (8 V < V<sub>CC</sub> < 18 V)

| Symbol   | Parameter                                       | Test conditions  | Min          | Тур            | Max            | Unit |
|--|---|--|--------------|----------------|----------------|------|
| Κ <sub>0</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>            | I <sub>OUT</sub> = 5 A; V <sub>SENSE</sub> = 0.5 V;<br>V <sub>DE</sub> = 5 V; T <sub>j</sub> = -40 °C150 °C  | 7350         | 10700          | 14590          |      |
| $dK_0/K_0^{(1)}$                               | Current sense ratio drift                       | $I_{OUT} = 5 \text{ A}; V_{SENSE} = 0.5 \text{ V};$<br>$V_{DE} = 5 \text{ V}; T_j = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$         | -12          |                | 12             | %    |
| К <sub>1</sub>                                 | lout/Isense                                     | $I_{OUT} = 10 \text{ A; } V_{SENSE} = 4 \text{ V}$ $V_{DE} = 5 \text{ V}$ $T_j = -40 \text{ °C}150 \text{ °C}$ $T_j = 25 \text{ °C}150 \text{ °C}$ | 7490<br>8240 | 10500<br>10500 | 13930<br>12815 |      |
| dK <sub>1</sub> /K <sub>1</sub> <sup>(1)</sup> | Current sense ratio drift                       | $I_{OUT} = 10 \text{ A}; V_{SENSE} = 4 \text{ V};$<br>$V_{DE} = 5 \text{ V}; T_j = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$          | -12          |                | 12             | %    |
| K <sub>2</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>            | $I_{OUT} = 15 \text{ A}; V_{SENSE} = 4 \text{ V}$ $V_{DE} = 5 \text{ V}$ $T_j = -40 \text{ °C}150 \text{ °C}$ $T_j = 25 \text{ °C}150 \text{ °C}$  | 8340<br>8680 | 10400<br>10400 | 12760<br>12070 |      |
| dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup> | Current sense ratio drift                       | $I_{OUT} = 15 \text{ A}; V_{SENSE} = 4 \text{ V};$<br>$V_{DE} = 5 \text{ V}; T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$                    | -8           |                | 8              | %    |
| К <sub>3</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>            | $I_{OUT} = 25 \text{ A; } V_{SENSE} = 4 \text{ V}$ $V_{DE} = 5 \text{ V}$ $T_j = -40 \text{ °C}150 \text{ °C}$ $T_j = 25 \text{ °C}150 \text{ °C}$ | 8785<br>8965 | 10300<br>10300 | 11950<br>11545 |      |
| dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup> | Current sense ratio drift                       | $I_{OUT} = 25 \text{ A}; V_{SENSE} = 4 \text{ V};$<br>$V_{DE} = 5 \text{ V}; T_j = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$          | -6           |                | 6              | %    |
|  |   | $I_{OUT} = 0 \text{ A}; V_{SENSE} = 0 \text{ V};$<br>$V_{DE} = 0 \text{ V}; V_{IN} = 0 \text{ V};$<br>$T_j = -40 \text{ °C}150 \text{ °C}$         | 0            |                | 1              |      |
| I <sub>SENSE0</sub>                            | Analog sense leakage current                    | $I_{OUT} = 0 \text{ A}; V_{DE} = 5 \text{ V}; V_{IN} = 5 \text{ V}; V_{SENSE} = 0 \text{ V} $ $T_j = -40 \text{ °C150 °C}$                         | 0            |                | 2              | μΑ   |
|  |   | $I_{OUT} = 10 \text{ A}; V_{DE} = 0 \text{ V};$<br>$V_{SENSE} = 0 \text{ V}; V_{IN} = 5 \text{ V};$  | 0            |                | 1              |      |
| I <sub>OL</sub>                                | Open-load on state current detection threshold  | $V_{IN} = 0 \text{ V}, 8 \text{ V} < V_{CC} < 18 \text{ V};$<br>$I_{SENSE} = 5 \mu\text{A}$  | 10           |                | 100            | mA   |
| V <sub>SENSE</sub>                             | Max analog sense output voltage                 | $I_{OUT}$ = 25 A; $V_{DE}$ = 5 V;<br>R <sub>SENSE</sub> = 3.9 K $\Omega$   | 5            |                |                | V    |
| V <sub>SENSEH</sub> <sup>(2)</sup>             | Analog sense output voltage in fault conditions | $V_{CC}$ = 13 V; $R_{SENSE}$ = 10 K $\Omega$   |              | 8              |                | V    |
| I <sub>SENSEH</sub> <sup>(1)</sup>             | Analog sense output current in fault conditions | V <sub>CC</sub> = 13 V; V <sub>SENSE</sub> = 5 V   |              | 9              |                | mA   |



DocID17753 Rev 9

Table 9. Current sense (8 V <  $V_{CC}$  < 18 V) (continued)

| Symbol                     | Parameter  | Test conditions  | Min | Тур | Max | Unit |
|----------------------------|--|--|-----|-----|-----|------|
| t <sub>DSENSE1H</sub>      | Delay response time<br>from falling edge of<br>DE pin  | V <sub>SENSE</sub> < 4 V, 5 A < I <sub>out</sub> < 25 A<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSE max</sub><br>(see <i>Figure 4</i> )   |     | 50  | 100 | μs   |
| t <sub>DSENSE1L</sub>      | Delay response time<br>from rising edge of<br>DE pin   | V <sub>SENSE</sub> < 4 V, 5 A < I <sub>out</sub> < 25 A<br>I <sub>SENSE</sub> = 10 % of I <sub>SENSE max</sub><br>(see <i>Figure 4</i> )   |     | 5   | 20  | μs   |
| t <sub>DSENSE2H</sub>      | Delay response time<br>from rising edge of<br>INPUT pin  | V <sub>SENSE</sub> < 4 V, 5 A < I <sub>out</sub> < 25 A<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSE max</sub><br>(see <i>Figure 4</i> )   |     | 200 | 600 | μs   |
| Δt <sub>DSENSE2</sub><br>H | Delay response time<br>between rising edge<br>of output current and<br>rising edge of current<br>sense | V <sub>SENSE</sub> < 4 V,<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSEMAX</sub> ,<br>I <sub>OUT</sub> = 90 % of I <sub>OUTMAX</sub><br>I <sub>OUTMAX</sub> = 25 A (see <i>Figure 7</i> ) |     |     | 200 | μs   |
| t <sub>DSENSE2L</sub>      | Delay response time<br>from falling edge of<br>INPUT pin   | V <sub>SENSE</sub> < 4 V, 5 A < I <sub>out</sub> < 25 A<br>I <sub>SENSE</sub> = 10 % of I <sub>SENSE max</sub><br>(see <i>Figure 4</i> )   |     | 100 | 250 | μs   |

<sup>1.</sup> Parameter guaranteed by design; it is not tested.

Table 10. Open-load detection (8 V < V<sub>CC</sub> < 18 V, V<sub>DE</sub> = 5 V)

| Symbol                | Parameter   | Test conditions   | Min. | Тур. | Max. | Unit |
|-----------------------|---|---|------|------|------|------|
| V <sub>OL</sub>       | Open-load off state voltage detection threshold   | V <sub>IN</sub> = 0 V; V <sub>DE</sub> = 5 V;<br>See <i>Figure 5</i>  | 2    | _    | 4    | V    |
| t <sub>DSTKON</sub>   | Output short circuit to V <sub>CC</sub> detection delay at turn off                     | V <sub>DE</sub> = 5 V; See <i>Figure 5</i>  | 180  | _    | 1200 | μs   |
| I <sub>L(off2)r</sub> | Off-state output current at V <sub>OUT</sub> = 4V                                       | $V_{IN} = 0 \text{ V}; V_{SENSE} = 0 \text{ V}$ $V_{DE} = 5 \text{ V};$ $V_{OUT}$ rising from 0V to 4 V             | -120 |      | 90   | μΑ   |
| I <sub>L(off2)f</sub> | Off-state output current at V <sub>OUT</sub> = 2V                                       | $V_{IN} = 0 \text{ V}; V_{SENSE} = V_{SENSEH}$<br>$V_{DE} = 5 \text{ V};$<br>$V_{OUT}$ falling from $V_{CC}$ to 2 V | -50  | _    | 90   | μΑ   |
| td_vol                | Delay response from output rising edge to V <sub>SENSE</sub> rising edge in open load   | $V_{OUT} = 4 \text{ V}; V_{IN} = 0 \text{ V}$ $V_{DE} = 5 \text{ V};$ $V_{SENSE} = 90 \% \text{ of } V_{SENSEH}$    |      | _    | 20   | μs   |
| td_voh                | Delay response from output falling edge to V <sub>SENSE</sub> falling edge in open-load | $V_{OUT} = 2 \text{ V}; V_{IN} = 0 \text{ V}$ $V_{DE} = 5 \text{ V};$ $V_{SENSE} = 10 \% \text{ of } V_{SENSEH}$    |      | _    | 20   | μs   |

<sup>2.</sup> Fault conditions include: power limitation, overtemperature and open load OFF state detection.

**INPUT** DE LOAD CURRENT SENSE CURRENT t<sub>DSENSE2H</sub> t<sub>DSENSE1L</sub> t<sub>DSENSE1H</sub> t<sub>DSENSE2L</sub> GAPGCFT00258

Figure 4. Current sense delay characteristics







Figure 6. Switching characteristics





DocID17753 Rev 9

IOUT
IOUT
IOUTMAX


90% IOUTMAX

t

GAPGCFT000115

Figure 7. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)





577





Figure 9. I<sub>OUT</sub>/I<sub>SENSE</sub> vs I<sub>OUT</sub>







DocID17753 Rev 9

Table 11. Truth table

| Conditions                       | Enable | Input | Output                | Sense<br>(V <sub>DE</sub> = 5 V) <sup>(1)</sup> |
|----------------------------------|--------|-------|-----------------------|---|
| Normal operation                 | Н      | L     | L                     | 0   |
| Normal operation                 | Н      | Н     | Н                     | Nominal   |
| Overtemperature                  | Н      | L     | L                     | 0   |
| Overtemperature                  | Н      | Н     | L                     | $V_{SENSEH}$                                    |
| I la dom rolta do                | Н      | L     | L                     | 0   |
| Undervoltage                     | Н      | Н     | L                     | 0   |
|                                  | Н      | Н     | Х                     | Nominal   |
| Overload                         |        |       | (no power limitation) | Nominal   |
| Overload                         | Н      | Н     | Cycling               | V <sub>SENSEH</sub>                             |
|                                  |        |       | (power limitation)    | * SENSEH  |
| Short circuit to GND             | Н      | L     | L                     | 0   |
| (Power limitation)               | Н      | Н     | L                     | $V_{SENSEH}$                                    |
| Open load OFF State              | Н      | L     | Н                     | V   |
| (with external pull up)          | 11     | L     | 11                    | V <sub>SENSEH</sub>                             |
| Short circuit to V <sub>CC</sub> | Н      | ı     | Н                     | V <sub>SENSEH</sub>                             |
| (external pull up                | н      | H     | Н                     | < Nominal                                       |
| disconnected)                    | 11     | 11    | 11                    | < Norminal                                      |
| Negative output voltage          | Н      | L     | L                     | 0   |
| clamp                            | ••     | _     | _                     | •   |

<sup>1.</sup> If the V<sub>DE</sub> is low, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

| ISO 7637-2:           | Test le | evels <sup>(1)</sup> | Number of            | Burst cycle/pulse |         | Delays and     |  |
|-----------------------|---------|----------------------|----------------------|-------------------|---------|----------------|--|
| 2004(E)<br>Test Pulse | III     | IV                   | pulses or test times |                   | on time | impedance      |  |
| 1                     | -75 V   | -100 V               | 5000<br>pulses       | 0.5 s             | 5 s     | 2 ms, 10 Ω     |  |
| 2a                    | +37 V   | +50 V                | 5000<br>pulses       | 0.2 s             | 5 s     | 50 μs, 2 Ω     |  |
| 3a                    | -100 V  | -150 V               | 1h                   | 90 ms             | 100 ms  | 0.1 μs, 50 Ω   |  |
| 3b                    | +75 V   | +100 V               | 1h                   | 90 ms             | 100 ms  | 0.1 μs, 50 Ω   |  |
| 4                     | -6 V    | -7 V                 | 1 pulse              |                   |         | 100 ms, 0.01 Ω |  |
| 5b <sup>(2)</sup>     | +65 V   | +87 V                | 1 pulse              |                   |         | 400 ms, 2 Ω    |  |

Table 12. Electrical transient requirements (part 1)

Table 13. Electrical transient requirements (part 2)

| ISO 7637-2:<br>2004(E)<br>test pulse | Test level | results <sup>(1)</sup> |
|--------------------------------------|------------|------------------------|
|                                      | Ш          | IV                     |
| 1                                    | С          | С                      |
| 2a                                   | С          | С                      |
| 3a                                   | С          | С                      |
| 3b                                   | С          | С                      |
| 4                                    | С          | С                      |
| 5b <sup>(2) (3)</sup>                | С          | С                      |

<sup>1.</sup> The above test levels must be considered referred to  $V_{CC}$  = 13.5V except for pulse 5b.

Table 14. Electrical transient requirements (part 3)

| Class | Contents   |
|-------|--|
| С     | All functions of the device are performed as designed after exposure to disturbance.   |
| E     | One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the |



DocID17753 Rev 9

<sup>1.</sup> The above test levels must be considered referred to  $V_{CC}$  = 13.5V except for pulse 5b.

<sup>2.</sup> Valid in case of external load dump clamp: 40V maximum referred to ground. The protection strategy allows PowerMOS to be cyclically switched on during load dump, so distributing the load dump energy along the time and to transfer a part of it to the load.

Valid in case of external load dump clamp: 40V maximum referred to ground. The protection strategy allows PowerMOS to be cyclically switched on during load dump, so distributing the load dump energy along the time and to transfer a part of it to the load.

<sup>3.</sup> Suppressed load dump (pulse 5b) is withstood with a minimum load connected as specified in *Table 3.:* Absolute maximum ratings.

#### 2.4 Waveforms

Figure 11. Normal operation





Figure 12. Overload or short to GND



577





Figure 13. Intermittent overload








DocID17753 Rev 9


AG00081V1


Figure 15. Short to  $V_{CC}$ Short to  $V_{CC}$ Resistive Short to  $V_{CC}$ Short to  $V_{CC}$ Vout  $V_{OUT} > V_{OL}$   $V_{OUT} > V_{OL}$   $V_{DSTK(on)} \rightarrow V_{DSTK(on)} \rightarrow V_{DSTK(on)} \rightarrow V_{CS\_DIS}$ 






#### 2.5 Electrical characteristics curves





**47/** 







Figure 31. High level DE voltage





### 3 Application information




Figure 32. Application schematic

### 3.1 MCU I/Os protection

When negative transients are present on the  $V_{CC}$  line, the control pins are pulled negative to approximately -1.5V.

ST suggests the insertion of resistors (R<sub>prot</sub>) in the lines to prevent the microcontroller I/O pins from latching up.

The values of these resistors provide a compromise between the leakage current of the microcontroller, the current required by the HSD I/Os (input levels compatibility) and the latch-up limit of the microcontroller I/Os.

$$-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}) / I_{IHmax}$$

Calculation example:

For 
$$V_{CCpeak}$$
= -1.5 V and  $I_{latchup} \ge 20$  mA;  $V_{OHuC} \ge 4.5$  V

$$75 \Omega \le R_{prot} \le 240 kΩ$$
.

Recommended values:  $R_{prot} = 10 \text{ k}\Omega$ ,  $C_{EXT} = 10 \text{ nF}$ 

### 3.2 Load dump protection

 $D_{ld}$  is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the  $V_{CCPK}$  max rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

**57**/

### 3.3 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostics*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a known ratio K<sub>X</sub>. The current I<sub>SENSE</sub> can be easily converted to a voltage V<sub>SENSE</sub> by means of an external resistor R<sub>SENSE</sub>. Linearity between I<sub>OUT</sub> and V<sub>SENSE</sub> is ensured up to 5V minimum (see parameter V<sub>SENSE</sub> in Table 9: Current sense (8 V < V<sub>CC</sub> < 18 V)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics Table 9: Current sense (8 V < V<sub>CC</sub> < 18 V)).</p>
- Diagnostic flag in fault conditions, delivering a fixed voltage V<sub>SENSEH</sub> up to a maximum current I<sub>SENSEH</sub> in case of the following fault conditions (refer to *Truth table*):
  - Power limitation activation
  - Overtemperature
  - Short to V<sub>CC</sub> in OFF-state
  - Open-load in OFF-state with additional external components.

A logic level low on DE pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.




Figure 33. Current sense and diagnostics

5

DocID17753 Rev 9

#### 3.3.1 Short to V<sub>CC</sub> and off-state open-load detection

Short to V<sub>CC</sub>

A short circuit between  $V_{CC}$  and output is indicated by the relevant current sense pin set to  $V_{SENSEH}$  during the device off state. Small or no current is delivered by the current sense during the on state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .

It is preferable  $V_{\text{PU}}$  to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

An external pull down resistor R<sub>PD</sub> connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off-state (see *Figure 33: Current sense and diagnostics*).

 $R_{PD}$  must be selected in order to ensure  $V_{OUT} < V_{OLmin}$  unless pulled up by the external circuitry:

$$V_{OUT}|_{Pull-up\_OFF} = R_{PD} \cdot I_{L(off2)f} < V_{OLmin} = 2V$$

 $R_{PD} \le 22 \text{ K}\Omega$  is recommended.

For proper open load detection in off state, the external pull-up resistor must be selected according to the following formula:

$$V_{OUT}\big|_{Pull-up\_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off2)r}}{R_{PU} + R_{PD}} > V_{OLmax} = 4V$$

For the values of  $V_{OLmin}$ ,  $V_{OLmax}$ ,  $I_{L(off2)r}$  and  $I_{L(off2)f}$  see *Table 10: Open-load detection* (8  $V < V_{CC} < 18 \ V$ ,  $V_{DE} = 5 \ V$ ).

577

# 3.4 Maximum demagnetization energy ( $V_{CC} = 13.5 \text{ V}$ )




Figure 34. Maximum turn-off current versus inductance

Note:

Values are generated with  $R_L = 0 \Omega$ .


In case of repetitive pulses, Tjstart (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

577

## 4 Package and PCB thermal data


#### 4.1 PowerSO-10 thermal data

Figure 35. PowerSO-10 PC board



Layout condition of R<sub>th</sub> and Z<sub>th</sub> measurements (Board finish thickness 1.6 mm +/- 10%; Board double layer; Board dimension 77x86; Board Material FR4; Cu thickness 0.070mm (front and back side); Thermal vias separation 1.2 mm; Thermal via diameter 0.3 mm +/- 0.08 mm; Cu thickness on vias 0.025 mm).

Figure 36. R<sub>thj-amb</sub> vs PCB copper area in open box free air condition (one channel on)



47/





Figure 37. PowerSO-10 thermal impedance junction ambient single pulse (one channel on)

Figure 38. Thermal fitting model of a single channel HSD in PowerSO-10



 The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

#### **Equation 1: pulse calculation formula**

$$\begin{split} & \textbf{Z}_{TH\delta} = \textbf{R}_{TH} \cdot \boldsymbol{\delta} + \textbf{Z}_{THtp} (\textbf{1} - \boldsymbol{\delta}) \\ & \text{where} \quad \boldsymbol{\delta} = t_p / T \end{split}$$



DocID17753 Rev 9

Table 15. Thermal parameter

| Area/island (cm <sup>2</sup> ) | Footprint | 2  | 8  |
|--------------------------------|-----------|----|----|
| R1 (°C/W)                      | 0.05      |    |    |
| R2 (°C/W)                      | 0.6       |    |    |
| R3 (°C/W)                      | 1.5       |    |    |
| R4 (°C/W)                      | 7         |    |    |
| R5 (°C/W)                      | 13        | 12 | 8  |
| R6 (°C/W)                      | 24        | 20 | 14 |
| C1 (W.s/°C)                    | 0.1       |    |    |
| C2 (W.s/°C)                    | 0.08      |    |    |
| C3 (W.s/°C)                    | 0.8       |    |    |
| C4 (W.s/°C)                    | 2         |    |    |
| C5 (W.s/°C)                    | 3         | 4  | 8  |
| C6 (W.s/°C)                    | 6         | 8  | 14 |

## 5 Package information

## 5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.



DocID17753 Rev 9 31/38

Package information VN5E006ASP-E

### 5.2 PowerSO-10 mechanical data




Figure 39. PowerSO-10 package dimensions

**\_y**/

Table 16. PowerSO-10 mechanical data

| Occupation I      |       | Millimeters |       |
|-------------------|-------|-------------|-------|
| Symbol            | Min.  | Тур.        | Max.  |
| A1                | 0     | 0.05        | 0.10  |
| A2                | 3.40  | 3.50        | 3.60  |
| А3                | 1.20  | 1.30        | 1.40  |
| A4                | 0.15  | 0.20        | 0.25  |
| а                 |       | 0.20        |       |
| b                 | 0.37  | 0.45        | 0.53  |
| С                 | 0.23  | 0.27        | 0.32  |
| D                 | 9.40  | 9.50        | 9.60  |
| D1                | 7.40  | 7.50        | 7.60  |
| d                 | 0     | 0.05        | 0.10  |
| E                 | 13.85 | 14.10       | 14.35 |
| E1 <sup>(1)</sup> | 9.30  | 9.40        | 9.50  |
| E2                | 7.30  | 7.40        | 7.50  |
| E3                | 5.90  | 6.10        | 6.30  |
| е                 |       | 1.27        |       |
| e1                |       | 5.08        |       |
| F                 |       | 0.50        |       |
| G                 |       | 1.20        |       |
| L                 | 0.80  | 1.00        | 1.10  |
| R1                |       |             | 0.25  |
| R2                |       | 0.80        |       |
| Т                 | 20    | 5°          | 80    |
| T1                |       | 6°          |       |
| T2                |       | 10°         |       |

<sup>1.</sup> Resin protrusions not included (max value: 0.15 mm per side).

**Package information** VN5E006ASP-E

#### 5.3 **Packing information**

Figure 40. PowerSO-10 suggested pad layout and tube shipment (no suffix)





Figure 41. PowerSO-10 tape and reel shipment (suffix "TR")



VN5E006ASP-E Order codes

## 6 Order codes

Table 17. Device summary

| Package    | Order codes  |                |  |
|------------|--------------|----------------|--|
| rackage    | Tube         | Tape and reel  |  |
| PowerSO-10 | VN5E006ASP-E | VN5E006ASPTR-E |  |

Revision history VN5E006ASP-E

# 7 Revision history

**Table 18. Document revision history** 

| Date        | Revision | Changes   |
|-------------|----------|---|
| 01-Sep-2010 | 1        | Internal release.   |
| 13-Sep-2010 | 2        | Updated document with diagnostic enable pin insertion.  Figure 2: Configuration diagram (top view)  - changed pinout  Changed Figure 4: Current sense delay characteristics  Table 3: Absolute maximum ratings  E <sub>MAX</sub> : updated paramenters and value  Table 4: Thermal data  - R <sub>thj-case</sub> : updated maximum value  Table 5: Power section  - R <sub>ON</sub> : updated typical and maximum values  - I <sub>S</sub> : replaced V <sub>CE</sub> = 0 V with V <sub>DE</sub> = 0 V for test conditions, changed typ/max value (first row), replaced V <sub>CE</sub> = 5 V with V <sub>DE</sub> = 5 V for test conditions, changed typ/max value (second and third row)  Table 6: Switching (V <sub>CC</sub> = 13 V; T <sub>j</sub> = 25 °C)  - t <sub>q(on)</sub> , t <sub>q(off)</sub> , W <sub>ON</sub> , W <sub>OFF</sub> : updated typical value  Table 9: Current sense (8 V < V <sub>CC</sub> < 18 V)  - I <sub>OL</sub> : added new row  - K <sub>1</sub> ,dK <sub>2</sub> /K <sub>1</sub> : changed V <sub>SENSE</sub> value (from 0.5 V to 4 V) for test conditions  - K <sub>0</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> : added V <sub>DE</sub> = 5 V for test conditions  - dK <sub>0</sub> /K <sub>0</sub> , dK <sub>1</sub> /K <sub>1</sub> , dK <sub>2</sub> /K <sub>2</sub> , dK <sub>3</sub> /K <sub>3</sub> : replaced V <sub>CSD</sub> = 0 V with V <sub>DE</sub> = 5 V for test conditions  - K <sub>0</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> : updated minimum, typical and maximum values  - dK <sub>0</sub> /K <sub>0</sub> , dK <sub>1</sub> /K <sub>1</sub> , dK <sub>2</sub> /K <sub>2</sub> , dK <sub>3</sub> /K <sub>3</sub> : updated minimum and maximum values  - l <sub>SENSE0</sub> : replaced V <sub>CSD</sub> = 5 V with V <sub>DE</sub> = 0 V (first row), replaced V <sub>CSD</sub> = 0 V with V <sub>DE</sub> = 5 V, added I <sub>OUT</sub> = 0 A, added V <sub>SENSE</sub> = 0 V (second row), replaced V <sub>CSD</sub> = 5 V with V <sub>DE</sub> = 5 V, added R <sub>SENSE</sub> for test conditions  - V <sub>SENSE</sub> : replaced V <sub>CSD</sub> = 0 V with V <sub>DE</sub> = 5 V, added R <sub>SENSE</sub> for test conditions  - V <sub>SENSE</sub> : replaced V <sub>CSD</sub> = 0 V with V <sub>DE</sub> = 5 V, added R <sub>SENSE</sub> for test conditions  - V <sub>SENSE</sub> : replaced V <sub>CSD</sub> = 0 V with V <sub>DE</sub> = 5 V, added R <sub>SENSE</sub> for test conditions  - t <sub>DSENSE1H</sub> , t <sub>DSENSE1L</sub> , t <sub>DSENSE2L</sub> , t <sub>DSENSE2L</sub> : changed typ/max values  - Δt <sub>DSENSE2H</sub> : changed maximum value  Table 10: Open-load detection (8 V < V <sub>CC</sub> < 18 V, V <sub>DE</sub> = 5 V)  - V <sub>OL</sub> : updated typical value  - td_voh: updated maximum value  Updated Figure 9: l <sub>OUT</sub> /l <sub>SENSE</sub> V l <sub>OUT</sub> Updated Figure 10: Maximum current sense ratio drift vs load current |



VN5E006ASP-E Revision history

Table 18. Document revision history (continued)

| Date        | Revision | Changes  |
|-------------|----------|--|
| 13-Sep-2010 | 2        | Changed Figure 11: Normal operation Changed Figure 12: Overload or short to GND Changed Figure 13: Intermittent overload Changed Figure 14: OFF-state open load with external circuitry Changed Figure 15: Short to V <sub>CC</sub> Updated Chapter 4: Package and PCB thermal data Updated Chapter 5.1: ECOPACK® packages   |
| 29-Sep-2010 | 3        | Table 3: Absolute maximum ratings: I <sub>OUT</sub> : updated value  - V <sub>CCPK</sub> : updated parameter  Table 9: Current sense (8 V < V <sub>CC</sub> < 18 V):  - K <sub>0</sub> , K <sub>1</sub> , K <sub>2</sub> , K <sub>3</sub> : updated minimum, typical and maximum values  - Δt <sub>DSENSE2H</sub> : updated test condition  Updated Figure 9: I <sub>OUT</sub> /I <sub>SENSE</sub> vs I <sub>OUT</sub>               |
| 20-Dec-2010 | 4        | Added Section 3.4: Maximum demagnetization energy ( $V_{CC} = 13.5 \text{ V}$ )  Table 3: Absolute maximum ratings:  - $E_{MAX}$ : updated value  Table 8: Protections and diagnostic  - $I_{limH}$ : updated minimum, typical and maximum values  Table 9: Current sense (8 V < $V_{CC}$ < 18 V)  - $K_0$ , $K_1$ , $K_2$ , $K_3$ : updated minimum, typical and maximum values  Updated Figure 9: $I_{OUT}/I_{SENSE}$ vs $I_{OUT}$ |
| 20-Apr-2011 | 5        | Updated Table 17: Device summary   |
| 18-May-2012 | 6        | Updated Figure 26: I <sub>LIMH</sub> vs T <sub>case</sub>  |
| 19-Sep-2013 | 7        | Updated Disclaimer.  |
| 25-Oct-2013 | 8        | Updated footnote 2 into the <i>Table 12: Electrical transient</i> requirements (part 1) and <i>Table 13: Electrical transient</i> requirements (part 2).   |
| 18-Mar-2015 | 9        | Updated Section 5.2: PowerSO-10 mechanical data  |

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

 $\overline{\mathbf{M}}$