Povicion History				
	Revision History Current Version: Version 1.1 as of 31.10.2002			
Previous Versi	ion: 1.0 as of Mai	rch 2002		
Page Page Subjects (major changes since last revision) Version Version Capture Captu				
5-4, 5-7	5-4, 5-7	Tolerances of Lcosc specified Value of Iclkout corrected		

ABM®, AOP®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®-54, FALC®-56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®-2, SICOFI®-4, SICOFI®-4,

Edition 31.10.2002
Published by Infineon Technologies AG, Balanstraße 73, 81541 München

© Infineon Technologies AG 2002.

All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.


- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

Product Info

Product Info

General Description

The TDK 5110 is a single chip ASK/ Package FSK transmitter for the frequency bands 868-870 MHz and 433-435 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additionally features like a power down mode, a low power detect, a selectable crystal oscillator frequency and a divided clock output are implemented. The IC can be used for both ASK and FSK modulation.



Features

- fully integrated frequency synthe-
- VCO without external components
- high efficiency power amplifier typically 10 dBm @ 3 V
- switchable frequency range 868-870/433-435 MHz
- ASK/FSK modulation
- low supply current typ. 13 mA@3V

- voltage supply range 2.1 4 V
- power down mode
- low voltage sensor
- selectable crystal oscillator 6.78 MHz/13.56 MHz
- programmable divided clock output for µC
- low external component count

Applications

- Keyless entry systems
- Remote control systems
- Alarm systems
- Communication systems

Ordering Information

Туре	Ordering Code	Package	
TDK 5110	Q67036-A1177	P-TSSOP-16	
available on tape and reel			

Product Description

Con	Contents of this Chapter		
2.1	Overview2	-2	
2.2	Applications2	-2	
2.3	Features	-2	
24	Package Outlines 2	-3	



2.1 Overview

The TDA5110 is a single chip ASK/FSK transmitter for the frequency bands 868-870 MHz and 433-435 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additional features like a power down mode, a low power detect, a selectable crystal oscillator frequency and a divided clock output are implemented. The IC can be used for both ASK and FSK modulation.

2.2 Applications


- Keyless entry systems
- Remote control systems
- Alarm systems
- Communication systems

2.3 Features

- fully integrated frequency synthesizer
- VCO without external components
- high efficiency power amplifier typ. 10 dBm @ 3 V
- switchable frequency range 868-870/433-435 MHz
- ASK/FSK modulation
- low supply current typ. 13 mA @ 3 V
- voltage supply range 2.1 4 V
- power down mode
- low voltage sensor
- selectable crystal oscillator 6.78 MHz/13.56 MHz
- programmable divided clock output for μC
- low external component count



2.4 Package Outlines




1) Does not include plastic or metal protrusion of 0.15 max. per side 2) Does not include dambar protrusion

Figure 2-1 P-TSSOP-16

Contents of this Chapter		
3.1	Pin Configuration	
3.2	Pin Definitions and Functions	
3.3	Functional Block diagram3-7	
3.4	Functional Blocks3-8	
3.4.1	PLL Synthesizer3-8	
3.4.2	Crystal Oscillator	
3.4.3	Power Amplifier	
3.4.4	Low Power Detect	
3.4.5	Power Modes3-10	
3.4.5.1	Power Down Mode	
3.4.5.2	PLL Enable Mode	
3.4.5.3	Transmit Mode3-10	
3.4.6	Recommended timing diagrams for ASK- and FSK-Modulation 3-12	



3.1 Pin Configuration



Pin_config.wmf

Figure 3-1 IC Pin Configuration

Table 3-1		
Pin No.	Symbol	Function
1	PDWN	Power Down Mode Control
2	LPD	Low Power Detect Output
3	VS	Voltage Supply
4	LF	Loop Filter
5	GND	Ground
6	ASKDTA	Amplitude Shift Keying Data Input
7	FSKDTA	Frequency Shift Keying Data Input
8	CLKOUT	Clock Driver Output
9	CLKDIV	Clock Divider Control
10	COSC	Crystal Oscillator Input
11	FSKOUT	Frequency Shift Keying Switch Output
12	FSKGND	Frequency Shift Keying Ground
13	PAGND	Power Amplifier Ground
14	PAOUT	Power Amplifier Output
15	FSEL	Frequency Range Selection (433 or 868 MHz)
16	CSEL	Crystal Frequency Selection (6.78 or 13.56 MHz)



3.2 Pin Definitions and Functions

Table	3-2		
Pin No.	Symbol	Interface Schematic ¹⁾	Function
1	PDWN	V_S 40 μA * (ASKDTA+FSKDTA) 0 5 kΩ	Disable pin for the complete transmitter circuit. A logic low (PDWN < 0.7 V) turns off all transmitter functions.
		1 150 kΩ	A logic high (PDWN > 1.5 V) gives access to all transmitter functions. PDWN input will be pulled up by 40 μA internally by either setting FSKDTA or ASKDTA to a logic high-state.
2	LPD	250 kΩ	This pin provides an output indicating the
۷		V _S 40 μA	low-voltage state of the supply voltage VS. VS < 2.15 V will set LPD to the low-state. An internal pull-up current of 40 μ A gives the output a high-state at supply voltages above
		300 Ω	2.15 V.
3	VS		This pin is the positive supply of the transmitter electronics. An RF bypass capacitor should be connected directly to this pin and returned to GND (pin 5) as short as possible.



4	LF	V _S 140 pF 15 pF 10 kΩ 4	Output of the charge pump and input of the VCO control voltage. The loop bandwidth of the PLL is 150 kHz when only the internal loop filter is used. The loop bandwidth may be reduced by applying an external RC network referencing to the positive supply VS (pin 3).
5	GND		General ground connection.
6	ASKDTA	+1.2 V 90 kΩ +1.1 V 50 pF 30 μΑ	Digital amplitude modulation can be imparted to the Power Amplifier through this pin. A logic high (ASKDTA > 1.5 V or open) enables the Power Amplifier. A logic low (ASKDTA < 0.5 V) disables the Power Amplifier.
7	FSKDTA	+1.2 V 90 kΩ	Digital frequency modulation can be imparted to the Xtal Oscillator by this pin. The VCO-frequency varies in accordance to the frequency of the reference oscillator. A logic high (FSKDTA > 1.5V or open) sets the FSK switch to a high impedance state. A logic low (FSKDTA < 0.5 V) closes the FSK switch from FSKOUT (pin 11) to FSKGND (pin 12). A capacitor can be switched to the reference crystal network this way. The Xtal Oscillator frequency will be shifted giving the designed FSK frequency deviation.



8	CLKOUT	300 Ω	Clock output to supply an external device. An external pull-up resistor has to be added in accordance to the driving requirements of the external device. A clock frequency of 3.39 MHz is selected by a logic low at CLKDIV input (pin 9). A clock frequency of 847.5 kHz is selected by a logic high at CLKDIV input (pin 9).
9	CLKDIV	+1.2 V Vs 5 μA 5 μA +0.8 V	This pin is used to select the desired clock division rate for the CLKOUT signal. A logic low (CLKDIV < 0.2 V) applied to this pin selects the 3.39 MHz output signal at CLKOUT (pin 8). A logic high (CLKDIV open) applied to this pin selects the 847.5 kHz output signal at CLKOUT (pin 8).
10	COSC	V _s 6 kΩ 100 μΑ	This pin is connected to the reference oscillator circuit. The reference oscillator is working as a negative impedance converter. It presents a negative resistance in series to an inductance at the COSC pin.
11	FSKOUT	V _S × 200 μA 1.5 kΩ 11	This pin is connected to a switch to FSKGND (pin 12). The switch is closed when the signal at FSKDTA (pin 7) is in a logic low state. The switch is open when the signal at FSKDTA (pin 7) is in a logic high state. FSKOUT can switch an additional capacitor to the reference crystal network to pull the crystal frequency by an amount resulting in the desired FSK frequency shift of the transmitter output frequency.
12	FSKGND		Ground connection for FSK modulation output FSKOUT.




13	PAGND		Ground connection of the power amplifier.
			The RF ground return path of the power amplifier output PAOUT (pin 14) has to be concentrated to this pin.
14	PAOUT	14	RF output pin of the transmitter. A DC path to the positive supply VS has to
		13	be supplied by the antenna matching network.
15	FSEL		This pin is used to select the desired transmitter frequency.
		+1.2 V	A logic low (FSEL < 0.5 V) applied to this pin
			sets the transmitter to the 433 MHz frequency range.
		90 kΩ 30 μΑ	A logic high (FSEL open) applied to this pin sets the transmitter to the 868 MHz frequency range.
		<u> </u>	
16	CSEL	+1.2 V Υ ^S	This pin is used to select the desired reference frequency.
		5 μA	A logic low (CSEL < 0.2 V) applied to this pin sets the internal frequency divider to accept a reference frequency of 6.78 MHz.
		60 kΩ +0.8 V	A logic high (CSEL open) applied to this pin sets the internal frequency divider to accept a reference frequency of 13.56 MHz.

1) Indicated voltages and currents apply for PLL Enable Mode and Transmit Mode. In Power Down Mode, the values are zero or high-ohmic.



3.3 Functional Block diagram



Block_diagram.wmf

Figure 3-2 Functional Block diagram



3.4 Functional Blocks

3.4.1 PLL Synthesizer

The Phase Locked Loop synthesizer consists of a Voltage Controlled Oscillator (VCO), an asynchronous divider chain, a phase detector, a charge pump and a loop filter. It is fully implemented on chip. The tuning circuit of the VCO consisting of spiral inductors and varactor diodes is on chip, too. Therefore no additional external components are necessary. The nominal center frequency of the VCO is 869 MHz. The oscillator signal is fed both, to the synthesizer divider chain and to the power amplifier. The overall division ratio of the asynchronous divider chain is 128 in case of a 6.78 MHz crystal or 64 in case of a 13.56 MHz crystal and can be selected via CSEL (pin 16). The phase detector is a Type IV PD with charge pump. The passive loop filter is realized on chip.

3.4.2 Crystal Oscillator

The crystal oscillator operates either at 6.78 MHz or at 13.56 MHz.

The reference frequency can be chosen by the signal at CSEL (pin 16).

Crystal Frequency
6.78 MHz
13.56 MHz

1) Low: Voltage at pin < 0.2 V

2) Open: Pin open

For both quartz frequency options, 847.5 kHz or 3.39 MHz are available as output frequencies of the clock output CLKOUT (pin 8) to drive the clock input of a micro controller.

The frequency at CLKOUT (pin 8) is controlled by the signal at CLKDIV (pin 9)

Table 3-4	
CLKDIV (pin 9)	CLKOUT Frequency
Low ¹⁾	3.39 MHz
Open ²⁾	847.5 kHz
- Орон	0111014112

1) Low: Voltage at pin < 0.2 V

2) Open: Pin open

To achieve FSK transmission, the oscillator frequency can be detuned by a fixed amount by switching an external capacitor via FSKOUT (pin 11).

The condition of the switch is controlled by the signal at FSKDTA (pin 7).

Table 3-5		
FSKDTA (pin7)	FSK Switch	
Low ¹⁾	CLOSED	
Open ²⁾ , High ³⁾	OPEN	

1) Low: Voltage at pin < 0.5 V

2) Open: Pin open

3) High: Voltage at pin > 1.5 V

3.4.3 Power Amplifier

In case of operation in the 868-870 MHz band, the power amplifier is fed directly from the voltage controlled oscillator. In case of operation in the 433-435 MHz band, the VCO frequency is divided by 2. This is controlled by FSEL (pin 15) as described in the table below.

Table 3-6	
FSEL (pin 15)	Radiated Frequency Band
Low ¹⁾	433 MHz
Open ²⁾	868 MHz

1) Low: Voltage at pin < 0.5 V

2) Open: Pin open

The Power Amplifier can be switched on and off by the signal at ASKDTA (pin 6).

Table 3-7	
ASKDTA (pin 6)	Power Amplifier
Low ¹⁾	OFF
Open ²⁾ , High ³⁾	ON

1) Low: Voltage at pin < 0.5 V

2) Open: Pin open

3) High: Voltage at pin > 1.5 V

The Power Amplifier has an Open Collector output at PAOUT (pin 14) and requires an external pull-up coil to provide bias. The coil is part of the tuning and matching LC circuitry to get best performance with the external loop antenna. To achieve the best power amplifier efficiency, the high frequency voltage swing at PAOUT (pin 14) should be twice the supply voltage.

The power amplifier has its own ground pin PAGND (pin 13) in order to reduce the amount of coupling to the other circuits.



3.4.4 Low Power Detect

The supply voltage is sensed by a low power detector. When the supply voltage drops below 2.15 V, the output LPD (pin 2) switches to the low-state. To minimize the external component count, an internal pull-up current of 40 μ A gives the output a high-state at supply voltages above 2.15 V.

The output LPD (pin 2) can either be connected to ASKDTA (pin 6) to switch off the PA as soon as the supply voltage drops below 2.15 V or it can be used to inform a micro-controller to stop the transmission after the current data packet.

3.4.5 Power Modes

The IC provides three power modes, the POWER DOWN MODE, the PLL ENABLE MODE and the TRANSMIT MODE.

3.4.5.1 Power Down Mode

In the POWER DOWN MODE the complete chip is switched off.

The current consumption is typically 0.25 nA at 3 V 25°C.

This current doubles every 8°C. The values for higher temperatures are typically 14 nA at 85°C and typically 600 nA at 125°C.

3.4.5.2 PLL Enable Mode

In the PLL ENABLE MODE the PLL is switched on but the power amplifier is turned off to avoid undesired power radiation during the time the PLL needs to settle. The turn on time of the PLL is determined mainly by the turn on time of the crystal oscillator and is less than 1 msec when the specified crystal is used.

The current consumption is typically 4 mA.

3.4.5.3 Transmit Mode

In the TRANSMIT MODE the PLL is switched on and the power amplifier is turned on too.

The current consumption of the IC is typically 13 mA when using a proper transforming network at PAOUT, see Figure 4-1.

3.4.5.4 Power mode control


The bias circuitry is powered up via a voltage V > 1.5 V at the pin PDWN (pin 1). When the bias circuitry is powered up, the pins ASKDTA and FSKDTA are pulled up internally.

Forcing the voltage at the pins low overrides the internally set state.



Alternatively, if the voltage at ASKDTA or FSKDTA is forced high externally, the PDWN pin is pulled up internally via a current source. In this case, it is not necessary to connect the PDWN pin, it is recommended to leave it open.

The principle schematic of the power mode control circuitry is shown in Figure 3-5.



Power_Mode.wmf

Figure 3-5 Power mode control circuitry

Table 3-8 provides a listing of how to get into the different power modes

Table 3-8			
PDWN	FSKDTA	ASKDTA	MODE
Low ¹⁾	Low, Open	Low, Open	POWER DOWN
Open ²⁾	Low	Low	POWER DOWN
High ³⁾	Low, Open, High	Low	PLL ENABLE
Open	High	Low	I LL LINADLL
High	Low, Open, High	Open, High	
Open	High	Open, High	TRANSMIT
Open	Low, Open, High	High	

1) Low: Voltage at pin < 0.7 V (PDWN)

Voltage at pin < 0.5 V (FSKDTA, ASKDTA)

2) Open: Pin open


3) High: Voltage at pin > 1.5 V



Other combinations of the control pins PDWN, FSKDTA and ASKDTA are not recommended.

3.4.6 Recommended timing diagrams for ASK- and FSK-Modulation

ASK Modulation using FSKDTA and ASKDTA, PDWN not connected




ASK_mod.wmf

Figure 3-6 ASK Modulation




FSK Modulation using FSKDTA and ASKDTA, PDWN not connected



FSK_mod.wmf

Figure 3-7 FSK Modulation

Alternative ASK Modulation, FSKDTA not connected.



Alt_ASK_mod.wmf

Figure 3-8 Alternative ASK Modulation



Alternative FSK Modulation





Figure 3-9 Alternative FSK Modulation

Con	tents of this Chapter	
41	50 Ohm-Output Testhoard: Schematic	

4.1	50 Ohm-Output Testboard: Schematic	4-2
1.2	50 Ohm-Output Testboard: Layout	4-3
4.3	50 Ohm-Output Testboard: Bill of material	4-4
1.4	50 Ohm-Output Testboard: Measurement results	4-5
4.5	Application Hints on the Crystal Oscillator	4-7
4.6	Design hints on the buffered clock output (CLKOUT)	4-9
1.7	Application Hints on the Power-Amplifier	-10



4.1 50 Ohm-Output Testboard: Schematic




50ohm_test_v5.wmf

Figure 4-1 50Ω -output testboard schematic




4.2 50 Ohm-Output Testboard: Layout



Oben (4.61 22.10.2001 tda5110_v1tc.tc)

tda5110_v1_pcboben.pdf

Figure 4-2 Top Side of TDK 5110-Testboard with 50 Ω -Output



Unten (4.61 22.10.2001 tda5110_v1tc.tc)

tda5110_v1_pcbunten.pdf

Figure 4-3 Bottom Side of TDK 5110-Testboard with 50 Ω -Output




4.3 50 Ohm-Output Testboard: Bill of material

Table 4	Table 4-1 Bill of material						
Part	Value	434 MHz	869 MHz	ASK	FSK	Specification	
R1	4.7k					0805, ± 5%	
R2					12k	0805, ± 5%	
R3A				15k		0805, ± 5%	
R3F					15k	0805, ± 5%	
R4	open					0805, ± 5%	
C1	47nF					0805, X7R, ± 10%	
C2		27pF	27pF			0805, COG, ± 5%	
C3		6.8pF	2.7pF			0805, COG, ± 0.1 pF	
C4		330pF	100pF			0805, COG, ± 5%	
C5	1nF					0805, X7R, ± 10%	
C6				6.8pF	434MHz: 10pF 868MHz: 8.2pF	0805, COG, ± 0.1 pF	
C7				0Ω Jumper	434MHz: 6.8pF 868MHz: 15pF	6.8pF: 0805, COG, ± 0.1pF 15pF: 0805, COG, ± 1% 0805, 0Ω Jumper	
C8		12pF	5.6pF			5.6pF: 0805, COG, ± 0.1pF 12pF: 0805, COG, ± 1%	
L1		68nH	68nH			TOKO LL2012-J	
L2		27nH	10nH			27nH: TOKO LL1608-J 10nH: TOKO PTL2012-J	
Q1	13.56875 MHz, CL=20pF					Tokyo Denpa TSS-3B 13568.75 kHz Spec.No. 10-50205	
IC1	TDK5110						
T1	Push-button					replaced by a short	
X1	SMA-S					SMA standing	
X2	SMA-S					SMA standing	




4.4 50 Ohm-Output Testboard: Measurement results

Note the specified operating range: 2.1 V to 4.0 V and -40°C to +125°C.



pout_over_temp_434.wmf

Figure 4-4 Pout over temperature of the 50Ω -testboard with TDK5110 at 434 MHz




is_over_temp_434.wn

Figure 4-5 Is over temperature of the 50Ω -testboard with TDK5110 at 434 MHz




Note the specified operating range: 2.1 V to 4.0 V and -40°C to +125°C.



pout_over_temp_868.wmf

Figure 4-6 Pout over temperature of the 50Ω -testboard with TDK5110 at 868 MHz




is_over_temp_868.wn

Figure 4-7 Is over temperature of the 50Ω -testboard with TDK5110 at 868 MHz



4.5 Application Hints on the Crystal Oscillator

The crystal oscillator achieves a turn on time less than 1 msec when the specified crystal is used. To achieve this, a NIC oscillator type is implemented in the TDK 5110. The input impedance of this oscillator is a negative resistance in series to an inductance. Therefore the load capacitance of the crystal CL (specified by the crystal supplier) is transformed to the capacitance Cv.



$$Cv = \frac{1}{\frac{1}{CL} + \omega^2 L} \tag{1}$$

CL: crystal load capacitance for nominal frequency

ω: angular frequency

L: inductance of the crystal oscillator


Example for the ASK-Mode:

Referring to the application circuit, in ASK-Mode the capacitance C7 is replaced by a short to ground. Assume a crystal frequency of 13.56 MHz and a crystal load capacitance of CL = 20 pF. The inductance L at 13.5 MHz is about 4.6 $\mu H.$ Therefore C6 is calculated to 12 pF.

$$Cv = \frac{1}{\frac{1}{CL} + \omega^2 L} = C6$$

Example for the FSK-Mode:

FSK modulation is achieved by switching the load capacitance of the crystal as shown below.



The frequency deviation of the crystal oscillator is multiplied with the divider factor N of the Phase Locked Loop to the output of the power amplifier. In case of small frequency deviations (up to +/- 1000 ppm), the two desired load capacitances can be calculated with the formula below.

$$CL \pm = \frac{CL \mp C0 \frac{\Delta f}{N * f1} (1 + \frac{2(C0 + CL)}{C1})}{1 \pm \frac{\Delta f}{N * f1} (1 + \frac{2(C0 + CL)}{C1})}$$

C_L: crystal load capacitance for nominal frequency

C₀: shunt capacitance of the crystal

f: frequency

 ω : $\omega = 2\pi f$: angular frequency N: division ratio of the PLL df: peak frequency deviation

Because of the inductive part of the TDK 5110, these values must be corrected by Formula 1). The value of Cv± can be calculated.



If the FSK switch is closed, Cv_ is equal to Cv1 (C6 in the application diagram). If the FSK switch is open, Cv2 (C7 in the application diagram) can be calculated.

$$Cv2 = C7 = \frac{Csw * Cv1 - (Cv+) * (Cv1 + Csw)}{(Cv+) - Cv1}$$

Csw: parallel capacitance of the FSK switch (3 pF incl. layout parasitics)

Remark: These calculations are only approximations. The necessary values depend on the layout also and must be adapted for the specific application board.

The 434 MHz 50Ω -Output testboard shows an FSK-deviation of +/- 24 kHz, typically. The 868 MHz 50Ω -Output testboard shows an FSK-deviation of +/- 27 kHz, typically.

I.6 Design hints on the buffered clock output (CLKOUT)

The CLKOUT pin is an open collector output. An external pull up resistor (RL) should be connected between this pin and the positive supply voltage. The value of RL is depending on the clock frequency and the load capacitance CLD (PCB board plus input capacitance of the microcontroller). RL can be calculated to:

$$RL = \frac{1}{fCLKOUT *8*CLD}$$


Table 4-2				
	OUT= kHz	fCLKOUT= 3.39 MHz		
CL[pF]	$RL[k\Omega]$ $CL[pF]$ $RL[k\Omega]$			
5	27	5	6.8	
10	12	10	3.3	
20	6.8	20	1.8	

Remark: To achieve a low current consumption and a low spurious radiation, the largest possible RL should be chosen.



4.7 Application Hints on the Power-Amplifier

The power amplifier operates in a high efficient class C mode. This mode is characterized by a pulsed operation of the power amplifier transistor at a current flow angle of $\theta << \pi$. A frequency selective network at the amplifier output passes the fundamental frequency component of the pulse spectrum of the collector current to the load. The load and its resonance transformation to the collector of the power amplifier can be generalized by the equivalent circuit of Figure 4-8. The tank circuit L//C//RL in parallel to the output impedance of the transistor should be in resonance at the operating frequency of the transmitter.



Equivalent_power_wmf

Figure 4-8 Equivalent power amplifier tank circuit

The optimum load at the collector of the power amplifier for "critical" operation under idealized conditions at resonance is:

$$R_{LC} = \frac{{V_S}^2}{2P_O}$$

A typical value of R_{LC} for an RF output power of P_{o} = 10 mW is:

$$R_{LC} = \frac{3^2}{2*0.01} = 450\Omega$$

"Critical" operation is characterized by the RF peak voltage swing at the collector of the PA transistor to just reach the supply voltage V_S .

The high degree of efficiency under "critical" operating conditions can be explained by the low power losses at the transistor. During the conducting phase of the transistor, its collector voltage is very small. This way the power loss of the transistor, equal to $i_C{}^*u_{CE}$, is minimized. This is particularly true for small current flow angles of $\theta{<<}\pi$.

In practice the RF-saturation voltage of the PA transistor and other parasitics reduce the "critical" $R_{LC}. \label{eq:RLC}$

The output power P_o is reduced by operating in an "overcritical" mode characterised by $R_L > R_{LC}$.

The power efficiency (and the bandwidth) increase when operating at a slightly higher $R_{\rm I}$, as shown in Figure 4-9.

The collector efficiency E is defined as


$$E = \frac{P_o}{V_s I_c}$$

The diagram of Figure 4-9 was measured directly at the PA-output at $V_S = 3$ V. Losses in the matching circuitry decrease the output power by about 1.5 dB. As can be seen from the diagram, 250 Ω is the optimum impedance for operation at 3 V. For an approximation of R_{OPT} and P_{OUT} at other supply voltages those two formulas can be used:

$$R_{OPT} \sim V_S$$

and

$$P_{OUT} \sim R_{OPT}$$




Power_E_vs_RL.wmf

Figure 4-9 Output power P_0 (mW) and collector efficiency E vs. load resistor R_L .

The DC collector current I_c of the power amplifier and the RF output power P_o vary with the load resistor R_L . This is typical for overcritical operation of class C amplifiers. The collector current will show a characteristic dip at the resonance frequency for this type of "overcritical" operation. The depth of this dip will increase with higher values of R_L .



As Figure 4-10 shows, detuning beyond the bandwidth of the matching circuit results in an increase of the collector current of the power amplifier and in some loss of output power. This diagram shows the data for the circuit of the test board at the frequency of 434 MHz. The behaviour at 868 MHz is similar. The effective load resistance of this circuit is $R_L = 250 \Omega$, which is the optimum impedance for operation at 3 V. This will lead to a dip of the collector current of approx. 10%.




pout_vs_frequ.wm

Figure 4-10 Output power and collector current vs. frequency

C3, L2-C2 and C8 are the main matching components which are used to transform the 50 Ω load at the SMA-RF-connector to a higher impedance at the PA-output (250 Ω @ 3 V). L1 can be used for some finetuning of the resonant frequency but should not become too small in order to keep its losses low.

The transformed impedance of 250+j0 Ω at the PA-output-pin can be verified with a network analyzer using the following measurement procedure:

- 1. Calibrate your network analyzer.
- 2. Connect some short, low-loss 50 Ω cable to your network analyzer with an open end on one side. Semirigid cable works best.
- 3. Use the "Port Extension" feature of your network analyzer to shift the reference plane of your network analyzer to the open end of the cable.
- 4. Connect the center-conductor of the cable to the solder pad of the pin "PA" of the IC. The outer conductor has to be grounded. Very short connections have to be used. Do not remove the IC or any part of the matching-components!
- 5. Screw a 50 Ω dummy-load on the RF-I/O-SMA-connector
- 6. Be sure that your network analyzer is AC-coupled and turn on the power supply of the IC. The TDK5110 has to be in PLL-Enable-Mode.
- 7. Measure the S-parameter S11



Plot0.pcx

Figure 4-11 Sparam_measured_200M

Above you can see the measurement of the evalboard with a span of 200 MHz. The evalboard has been optimized for 3 V. The load is about 250+j0 Ω at the transmit frequency.

A tuning-free realization requires a careful design of the components within the matching network. A simple linear CAE-tool will help to see the influence of tolerances of matching components.

Suppression of spurious harmonics may require some additional filtering within the antenna matching circuit. The total spectrum of the 50 Ω -Output testboard can be summarized as:

Table 4-3								
Frequency	Output Power 434 MHz Testboard	Output Power 868 MHz Testboard						
Fundamental	+10 dBm	+10 dBm						
Fund – 13.56 MHz	–75 dBc	−61 dBc						
Fund + 13.56 MHz	-69 dBc	-63 dBc						
2 nd harmonic	–45 dBc	–54 dBc						
3 rd harmonic	-77 dBc	−56 dBc						

5 Reference

Cont	ents of this Chapter	
5.1	Absolute Maximum Ratings	-2
5.2	Operating Range5	-2
5.3.1	AC/DC Characteristics at 3V, 25°C5	-3

5.3.2 AC/DC Characteristics at 2.1 V ... 4.0 V, -40°C ... +125°C. 5-6



5.1 Absolute Maximum Ratings

The AC / DC characteristic limits are not guaranteed. The maximum ratings must not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC may result.

Table 5-1					
Parameter	Symbol	Limit '	Limit Values		Remarks
		Min	Max		
Junction Temperature	T_J	-40	150	°C	
Storage Temperature	T _s	-40	125	°C	
Thermal Resistance	R _{thJA}		230	K/W	
Voltage at any pin excluding pin 14	V _{pins}	-0.3	V _S + 0.3	V	
Voltage at pin 14	V _{pin14}	-0.3	2 * V _S	V	No ESD-Diode to $V_{\rm S}$
Current into pin 11	I _{pin11}	-10	10	mA	
ESD integrity, all pins	V _{ESD}	-1	+1	kV	JEDEC Standard JESD22-A114-B
ESD integrity, all pins excluding pin 11 and pin 14	V _{ESD}	-2.5	+2.5	kV	JEDEC Standard JESD22-A114-B

Ambient Temperature under bias: $T_A = -40$ °C to +125°C

Note: All voltages referred to ground (pins) unless stated otherwise.

Pins 5, 12 and 13 are grounded.

5.2 Operating Range

Within the operating range the IC operates as described in the circuit description.

Table 5-2					
Parameter	Symbol Limit Values			Unit	Test Conditions
		Min	Max		
Supply voltage	V _S	2.1	4.0	V	
Ambient temperature	T _A	-40	125	°C	



5.3 AC/DC Characteristics

5.3.1 AC/DC Characteristics at 3V, 25°C

Parameter Symbol Limit Values					Unit	Test Conditions
		Min	Тур	Max		
Current consumption						
Power-Down mode	I _{S PDWN}		0.25	100	nA	V (Pins 1, 6 and 7) < 0.2 V
PLL-Enable mode	I _{S PLL_EN}		4	5	mA	
Transmit mode	I _{S TRANSM}		13.8	16.5	mA	Load tank see Figure 4-1 and 4-2
Power Down Mode Control (Pin 1)					
Stand-by mode	V _{PDWN}	0		0.7	V	$V_{ASKDTA} < 0.2 V$ $V_{FSKDTA} < 0.2 V$
PLL enable mode	V _{PDWN}	1.5		V _S	V	V _{ASKDTA} < 0.5 V
Transmit mode	V _{PDWN}	1.5		V _S	V	V _{ASKDTA} > 1.5 V
Input bias current PDWN	I _{PDWN}			30	μΑ	V _{PDWN} = V _S
Low Power Detect Output (P	in 2)					
Internal pull up current	I _{LPD1}	30			μΑ	$V_S = 2.3 \text{ V V}_S$
Input current low voltage	I _{LPD2}	1			mA	V _S = 1.9 V 2.1 V
Loop Filter (Pin 4)						
VCO tuning voltage	V_{LF}	V _S - 1.5		V _S - 0.7	V	f _{VCO} = 867.84 MHz
Output frequency range 868 MHz-band	f _{OUT, 868}	854	869	884	MHz	$V_{FSEL} = V_{S}$ $f_{OUT} = f_{VCO}$
Output frequency range 433 MHz-band	f _{OUT, 433}	427	434.5	442	MHz	$V_{FSEL} = 0 V$ $f_{OUT} = f_{VCO} / 2$
ASK Modulation Data Input (Pin 6)					
ASK Transmit disabled	V _{ASKDTA}	0		0.5	V	
ASK Transmit enabled	V _{ASKDTA}	1.5		V _S	V	
Input bias current ASKDTA	I _{ASKDTA}			30	μΑ	V _{ASKDTA} = V _S
Input bias current ASKDTA	I _{ASKDTA}	-20			μΑ	V _{ASKDTA} = 0 V
ASK data rate	f _{ASKDTA}			20	kHz	



Reference

Parameter	Symbol Limit Values					Test Conditions
		Min	Тур	Max		
FSK Modulation Data Input (I	Pin 7)					
FSK Switch on	V _{FSKDTA}	0		0.5	V	
FSK Switch off	V _{FSKDTA}	1.5		V _S	V	
Input bias current FSKDTA	I _{FSKDTA}			30	μA	V _{FSKDTA} = V _S
Input bias current FSKDTA	I _{FSKDTA}	-20			μA	V _{FSKDTA} = 0 V
FSK data rate	f _{FSKDTA}			20	kHz	
Clock Driver Output (Pin 8)						
Output current (High)	I _{CLKOUT}			5	μΑ	V _{CLKOUT} = V _S
Saturation Voltage (Low) ¹⁾	V _{SATL}			0.56	V	I _{CLKOUT} = 1 mA
Clock Divider Control (Pin 9)						
Setting Clock Driver output frequency f _{CLKOUT} =3.39 MHz	V _{CLKDIV}	0		0.2	V	
Setting Clock Driver output frequency f _{CLKOUT} =847.5kHz	V _{CLKDIV}				V	pin open
Input bias current CLKDIV	I _{CLKDIV}			30	μΑ	V _{CLKDIV} = V _S
Input bias current CLKDIV	I _{CLKDIV}	-20			μΑ	V _{CLKDIV} = 0 V
Crystal Oscillator Input (Pin	10)					
Load capacitance	C _{COSCmax}			5	pF	
Serial Resistance of the crystal				100	Ω	f = 6.78 MHz
Input inductance of the COSC pin		3.25	4.25	5.25	μH	f = 6.78 MHz
Serial Resistance of the crystal				100	Ω	f = 13.56 MHz
Input inductance of the COSC pin		3.6	4.6	5.6	μН	f = 13.56 MHz
FSK Switch Output (Pin 11)						
On resistance	R _{FSKOUT}			250	Ω	V _{FSKDTA} = 0 V
On capacitance	C _{FSKOUT}			6	pF	V _{FSKDTA} = 0 V
Off resistance	R _{FSKOUT}	10			kΩ	V _{FSKDTA} = V _S
Off capacitance	C _{FSKOUT}			1.5	pF	V _{FSKDTA} = V _S



Reference

Table 5-3 Supply Voltage V _S = 3 V, Ambient temperature T _{amb} = 25°C							
Parameter	Symbol	Limit Values			Unit	Test Conditions	
		Min	Тур	Max			
Power Amplifier Output (Pin	14)						
Output Power ²⁾ transformed to 50 Ohm	P _{OUT433}	8	10	12	dBm	f _{OUT} = 433 MHz V _{FSEL} = 0 V	
	P _{OUT868}	8	10	12	dBm	f_{OUT} = 868 MHz V_{FSEL} = V_{S}	
Frequency Range Selection ((Pin 15)						
Transmit frequency 433 MHz	V _{FSEL}	0		0.5	V		
Transmit frequency 868 MHz	V _{FSEL}				V	pin open	
Input bias current FSEL	I _{FSEL}			25	μA	V _{FSEL} = V _S	
Input bias current FSEL	I _{FSEL}	-20			μA	V _{FSEL} = 0 V	
Crystal Frequency Selection	(Pin 16)						
Crystal frequency 6.78 MHz	V _{CSEL}	0		0.2	V		
Crystal frequency 13.56 MHz	V _{CSEL}				V	pin open	
Input bias current CSEL	I _{CSEL}			50	μΑ	V _{CSEL} = V _S	
Input bias current CSEL	I _{CSEL}	-20			μA	V _{CSEL} = 0 V	

- 1) Derating linearly to a saturation voltage of max. 140 mV at $I_{CLKOUT} = 0$ mA
- Power amplifier in overcritical C-operation
 Matching circuitry as used in the 50 Ohm-Output Testboard at the specified frequency.
 Tolerances of the passive elements not taken into account.



5.3.2 AC/DC Characteristics at 2.1 V ... 4.0 V, -40°C ... +125°C

Table 5-4 Supply Voltage V _S	= 2.1 V 4.	0 V, Ambien	t temperature	e T _{amb} = -40)°C +12	25°C
Parameter	Symbol Limit Values			Unit	Test Conditions	
		Min	Тур	Max		
Current consumption						
Power-Down mode	I _{S PDWN}			4	μΑ	V (Pins 1, 6 and 7) < 0.2 V
PLL-Enable mode	I _{S PLL_EN}	2.8	4	5.5	mA	
Transmit mode	I _{S TRANSM}		10.8	14.5	mA	V _S = 2.1 V
Load tank see Figure 4-1 and 4-2	I _{S TRANSM}		13.8	17	mA	V _S = 3.0 V
J	I _{S TRANSM}		15.7	19	mA	V _S = 4.0 V
Power Down Mode Control (F	Pin 1)					
Stand-by mode	V _{PDWN}	0		0.5	V	V _{ASKDTA} < 0.2 V V _{FSKDTA} < 0.2 V
PLL enable mode	V _{PDWN}	1.5		V _S	V	V _{ASKDTA} < 0.5 V
Transmit mode	V _{PDWN}	1.5		V _S	V	V _{ASKDTA} > 1.5 V
Input bias current PDWN	I _{PDWN}			38	μA	V _{PDWN} = V _S
Low Power Detect Output (Pi	n 2)					
Internal pull up current	I _{LPD1}	30			μΑ	$V_{S} = 2.3 \text{ V V}_{S}$
Input current low voltage	I _{LPD2}	0.5			mA	V _S = 1.9 V 2.1 V
Loop Filter (Pin 4)						
VCO tuning voltage	V_{LF}	V _S - 1.8		V _S - 0.5	V	f _{VCO} = 867.84 MHz
Output frequency range ¹⁾ 868 MHz-band	f _{OUT, 868}	864	869	874	MHz	$V_{FSEL} = V_{S}$ $f_{OUT} = f_{VCO}$
Output frequency range 433 MHz-band	f _{OUT, 433}	432	434.5	437	MHz	$V_{FSEL} = 0 V$ $f_{OUT} = f_{VCO} / 2$
ASK Modulation Data Input (Pin 6)					
ASK Transmit disabled	V _{ASKDTA}	0		0.5	V	
ASK Transmit enabled	V _{ASKDTA}	1.5		V _S	V	
Input bias current ASKDTA	I _{ASKDTA}			33	μA	V _{ASKDTA} = V _S
Input bias current ASKDTA	I _{ASKDTA}	-20			μA	V _{ASKDTA} = 0 V
ASK data rate	f _{ASKDTA}			20	kHz	



Reference

Parameter	Symbol Limit Values				Unit	Test Conditions
		Min	Тур	Max		
FSK Modulation Data Input (I	Pin 7)					
FSK Switch on	V _{FSKDTA}	0		0.5	V	
FSK Switch off	V _{FSKDTA}	1.5		V _S	V	
Input bias current FSKDTA	I _{FSKDTA}			35	μA	V _{FSKDTA} = V _S
Input bias current FSKDTA	I _{FSKDTA}	-20			μA	V _{FSKDTA} = 0 V
FSK data rate	f _{FSKDTA}			20	kHz	
Clock Driver Output (Pin 8)						
Output current (High)	I _{CLKOUT}			5	μA	V _{CLKOUT} = V _S
Saturation Voltage (Low) ²⁾	V _{SATL}			0.5	V	I _{CLKOUT} = 0.6 mA
Clock Divider Control (Pin 9)						
Setting Clock Driver output frequency f _{CLKOUT} =3.39 MHz	V _{CLKDIV}	0		0.2	V	
Setting Clock Driver output frequency f _{CLKOUT} =847.5kHz	V _{CLKDIV}				V	pin open
Input bias current CLKDIV	I _{CLKDIV}			30	μA	V _{CLKDIV} = V _S
Input bias current CLKDIV	I _{CLKDIV}	-20			μA	V _{CLKDIV} = 0 V
Crystal Oscillator Input (Pin	10)					
Load capacitance	C _{COSCmax}			5	pF	
Serial Resistance of the crystal				100	Ω	f = 6.78 MHz
Input inductance of the COSC pin		2.9	4.25	6	μH	f = 6.78 MHz
Serial Resistance of the crystal				100	Ω	f = 13.56 MHz
Input inductance of the COSC pin		3.2	4.6	6.3	μН	f = 13.56 MHz
FSK Switch Output (Pin 11)						
On resistance	R _{FSKOUT}			280	Ω	V _{FSKDTA} = 0 V
On capacitance	C _{FSKOUT}			6	pF	V _{FSKDTA} = 0 V
Off resistance	R _{FSKOUT}	10			kΩ	$V_{FSKDTA} = V_{S}$
Off capacitance	C _{FSKOUT}			1.5	pF	V _{FSKDTA} = V _S



Reference

Table 5-4 Supply Voltage V _S	= 2.1 V 4.	0 V, Ambien	t temperature	• T _{amb} = -40)°C +1	25°C
Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Тур	Max		
Power Amplifier Output (Pin	14)					
Output Power ³⁾ at 433 MHz	P _{OUT, 433}	5	6.5	8.5	dBm	V _S = 2.1 V
transformed to 50 Ohm.	P _{OUT, 433}	7	10	12	dBm	V _S = 3.0 V
V _{FSEL} = 0 V	P _{OUT, 433}	7.5	11.5	13.5	dBm	V _S = 4.0 V
Output Power ⁴⁾ at 868 MHz	P _{OUT, 868}	5.8	7.5	8.5	dBm	V _S = 2.1 V
transformed to 50 Ohm.	P _{OUT, 868}	7.1	10.2	12.2	dBm	V _S = 3.0 V
$V_{FSEL} = V_{S}$	P _{OUT, 868}	7.5	11	12.5	dBm	V _S = 4.0 V
Frequency Range Selection (Pin 15)					
Transmit frequency 433 MHz	V _{FSEL}	0		0.5	V	
Transmit frequency 868 MHz	V _{FSEL}				V	pin open
Input bias current FSEL	I _{FSEL}			35	μΑ	V _{FSEL} = V _S
Input bias current FSEL	I _{FSEL}	-20			μΑ	V _{FSEL} = 0 V
Crystal Frequency Selection	(Pin 16)					
Crystal frequency 6.78 MHz	V _{CSEL}	0		0.2	V	
Crystal frequency 13.56 MHz	V _{CSEL}				V	pin open
Input bias current CSEL	I _{CSEL}			55	μΑ	V _{CSEL} = V _S
Input bias current CSEL	I _{CSEL}	-25			μA	V _{CSEL} = 0 V

1) The output-frequency range can be increased by limiting the temperature and supply voltage range.

Minimum $f_{VCO} - 1 \text{ MHz} => \text{Minimum } T_{amb} + 5^{\circ}\text{C}$

Maximum $f_{VCO} + 1 \text{ MHz} => \text{Maximum } T_{amb} - 5^{\circ}\text{C}$

Maximum f_{VCO} + 1 MHz => Minimum V_S + 25 mV, max. + 40 MHz.

- 2) Derating linearly to a saturation voltage of max. 140 mV at I_{CI KOUT} = 0 mA
- 3) Matching circuitry as used in the 50 Ohm-Output Testboard for 434 MHz operation.

Tolerances of the passive elements not taken into account.

Range @ 2.1 V, +25°C: 6.5 dBm +/- 1 dBm

Typ. temperature dependency at 2.1 V: -0.5 dBm@-40°C and -0.5 dBm@+125°C, reference +25°C. Range @ 3.0 V, +25°C: 10 dBm +/- 2.0 dBm

Typ. temperature dependency at 3.0 V: -0.3 dBm@-40°C and -1.0 dBm@+125°C, reference +25°C. Range @ 4.0 V, +25°C: 11.5 dBm +/- 2.5 dBm

Typ. temperature dependency at 4.0 V: -0.2 dBm@-40°C and -1.5 dBm@+125°C, reference +25°C.

4) Matching circuitry as used in the 50 Ohm-Output Testboard for 868 MHz operation.

Tolerances of the passive elements not taken into account. Range @ 2.1 V, +25°C: 7.5 dBm +/- 1.0 dBm

Typ. temperature dependency at 2.1 V: -0.2 dBm@-40°C and -0.7 dBm@+125°C, reference +25°C. Range @ 3.0 V, +25°C: 10.2 dBm +/- 2.0 dBm

Typ. temperature dependency at 3.0 V: -0.5 dBm@-40°C and -1.1 dBm@+125°C, reference +25°C. Range @ 4.0 V, +25°C: 11 dBm +/- 2.5 dBm

Typ. temperature dependency at 4.0 V: -0.9 dBm@-40°C and -1.0 dBm@+125°C, reference +25°C.

A smaller load impedance reduces the supply-voltage dependency.

A higher load impedance reduces the temperature dependency.