

#### Contents

Features1	Capacitance
Functional Description1	Thermal Resistan
Logic Block Diagram1	AC Test Condition
Contents 2	AC Switching Cha
Pin Configurations3	SRAM Read C
Device Operation4	
SRAM Read4	
SRAM Write4	
Software STORE4	STORE INHIBIT or
Software RECALL4	
Hardware RECALL (Power Up)4	Software Controll
Hardware Protect5	
Noise Considerations5	Part Numbering N
Low Average Active Power5	Ordering Informat
Best Practices5	Package Diagram
Maximum Ratings7	Document History
Operating Range7	Sales, Solutions a
DC Electrical Characteristics7	Products
Data Retention and Endurance7	
	100
	00 1100
3	7 70,
	,70
	0,
(O) (O)	
7, 0	,
40,08	
70, 671,	
20° 0°	
(00,11)	
7, 00	
70 %	
1 2	
Low Average Active Power	

Capacitance	٥
Thermal Resistance	8
AC Test Conditions	8
AC Switching Characteristics	
SRAM Read Cycle	9
Switching Waveforms	9
SRAM Write Cycle	10
Switching Waveforms	10
STORE INHIBIT or Power Up RECALL	
Switching Waveforms	11
Software Controlled STORE/RECALL Cycle	12
Switching Waveforms	12
Switching WaveformsPart Numbering Nomenclature	13
Ordering Information	13
Package Diagrams	14
Document History Page	16
Sales, Solutions and Legal Information	16
Worldwide Sales and Design Support	16
Products	

Document Number: 001-50591 Rev. \*B



# **Pin Configurations**

Figure 1. Pin Diagram - 28-Pin SOIC




Table 1. Pin Definitions - 28-Pin SOIC

Pin Name	Alt	I/O Type	Description
A <sub>0</sub> -A <sub>14</sub>		Input	Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>		Input or Output	Bidirectional Data I/O lines. Used as input or output lines depending on operation.
WE	W		Write Enable Input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Ē	Input	<b>Chip Enable Input, Active LOW</b> . When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	G	Hhput C	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
V <sub>SS</sub>	10)	Ground	Ground for the Device. The device is connected to the ground of the system.
V <sub>CC</sub>	4	Power Supply	Power Supply Inputs to the Device.

Document Number: 001-50591 Rev. \*B Page 3 of 16



#### **Device Operation**

The STK11C88 is a versatile memory chip that provides several modes of operation. The STK11C88 can operate as a standard 32K x 8 SRAM. A 32K x 8 array of nonvolatile storage elements shadow the SRAM. SRAM data can be copied from nonvolatile memory or nonvolatile data can be recalled to the SRAM.

#### **SRAM Read**

The STK11C88 performs a READ cycle whenever CE and OE are LOW, while WE is HIGH. The address specified on pins  $A_{0-14}$  determines the 32,768 data bytes accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (READ cycle 1). If the READ is initiated by CE or OE, the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins, and remain valid until another address change or until CE or  $\overline{OE}$  is brought HIGH.

#### **SRAM Write**

A WRITE cycle is performed whenever  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> are written into the memory if it has valid  $t_{SD}$ , before the end of a  $\overline{\text{WE}}$  controlled WRITE or before the end of an  $\overline{\text{CE}}$  controlled WRITE. Keep  $\overline{\text{OE}}$  HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left  $\underline{\text{LOW}}$ , internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes LOW.

# **Software STORE**

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK11<u>C88</u> software STORE cycle is initiated by executing sequential <u>CE</u> controlled READ cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence is performed:

- 1. Read address 0x0E38. Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- 4. Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- 6. Read address 0x0FC0, Initiate STORE cycle

The software sequence is clocked with  $\overline{CE}$  controlled READs. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that READ cycles and not WRITE cycles are used in the sequence. It is not necessary that  $\overline{OE}$  is LOW for a valid sequence. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is again activated for READ and WRITE operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  controlled READ operations is performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- 4, Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
  - Read address 0x0C63, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared, and then the nonvolatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time, the SRAM is once again ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

# Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC}$ < $V_{RESET}$ ), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete.

If the STK11C88 is in a WRITE state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system  $V_{CC}$  or between CE and system  $V_{CC}$ .

Document Number: 001-50591 Rev. \*B Page 4 of 16



#### **Hardware Protect**

The STK11C88 offers hardware protection against inadvertent STORE operation and SRAM WRITEs during low voltage conditions. When  $V_{CC} < V_{SWITCH}$ , all externally initiated STORE operations and SRAM WRITEs are inhibited.

#### **Noise Considerations**

The STK11C88 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1  $\mu$ F connected between V<sub>CC</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals help prevent noise problems.

## Low Average Active Power

CMOS technology provides the STK11C88 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 2 and Figure 3 show the relationship between  $I_{CC}$  and READ or WRITE cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, VCC = 5.5V, 100 percent duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK11C88 depends on the following items:

- 1. The duty cycle of chip enable
- 2. The overall cycle rate for accesses
- 3. The ratio of READs to WRITEs
- 4. CMOS versus TTL input levels
- 5. The operating temperature
- 6. The V<sub>CC</sub> level
- 7. I/O loading

Figure 2. Icc (max) Reads





Figure 3. Icc (max) Writes



# **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, the experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in a nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites, sometimes, reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. The end product's firmware should not assume that a NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration and cold or warm boot status, should always program a unique NV pattern (for example, a complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
  - Power up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs or incoming inspection routines).

Document Number: 001-50591 Rev. \*B Page 5 of 16



Table 2. Software STORE/RECALL Mode Selection

CE	WE	$A_{13} - A_0$	Mode	I/O	Notes
L	Н	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data	[1, 2]
L	Н	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data	[1, 2]

Data July Data J

#### Notes

- 1. The six consecutive addresses must be in the order listed. WE must be high during all six consecutive CE controlled cycles to enable a nonvolatile cycle.
- 2. While there are 15 addresses on the STK11C88, only the lower 14 are used to control software modes.

Document Number: 001-50591 Rev. \*B Page 6 of 16



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C	
Temperature under bias55°C to +125°C	
Supply Voltage on $V_{\mbox{\footnotesize{CC}}}$ Relative to GND0.5V to 7.0V	
Voltage on Input Relative to Vss $-0.6$ V to $V_{CC}$ + 0.5V	

Voltage on DQ <sub>0-7</sub>	0.5V to Vcc + 0.5V
Power Dissipation	1.0W
DC Output Current (1 output at a	time. 1s duration) 15 mA

# **Operating Range**

Range Ambient Temperature		V <sub>CC</sub>
Commercial	0°C to +70°C	4.5V to 5.5V
Industrial	-40°C to +85°C	4.5V to 5.5V

### **DC Electrical Characteristics**

Over the operating range ( $V_{CC} = 4.5V$  to 5.5V)

Parameter	Description	Test Conditions		Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 45 ns Dependent on output loading and cycle rate.	Commercial	0)	97 70	mA mA
		Values obtained without output loads.  I <sub>OUT</sub> = 0 mA.	Industrial		100 70	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>	UCILI		3	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>RC</sub> = 200 ns, 5V, 25°C Typical	WE ≥ (V <sub>CC</sub> − 0.2V). All other inputs cycling. Dependent on output loading and cycle rate. Vawithout output loads.	alues obtained		10	mA
I <sub>SB1</sub> <sup>[3]</sup>	Average V <sub>CC</sub> Current (Standby, Cycling	$t_{RC}$ =25ns, $\overline{CE} \ge V_{IH}$ $t_{RC}$ =45ns, $\overline{CE} \ge V_{IH}$	Commercial		30 22	mA
	TTL Input Levels)	new not	Industrial		31 23	mA
I <sub>SB2</sub> <sup>[3]</sup>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)	$\overline{CE} \ge (V_{CC} - 0.2V)$ . All others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$ .	/ <sub>CC</sub> – 0.2V).		750	μА
I <sub>IX</sub>	Input Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		-1	+1	μА
I <sub>OZ</sub>	Off State Output Leakage Current	$V_{CC} = Max$ , $V_{SS} \le V_{IN} \le V_{CC}$ , $\overline{CE}$ or $\overline{OE} \ge V_{IH}$ or	or WE ≤ V <sub>IL</sub>	-5	+5	μА
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	V
$V_{IL}$	Input LOW Voltage			V <sub>SS</sub> – 0.5	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = -4 mA		2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 8 mA			0.4	V

# **Data Retention and Endurance**

Parameter Description		Min	Unit
DATA <sub>R</sub>	Data Retention	100	Years
NV <sub>C</sub>	Nonvolatile STORE Operations	1,000	K

#### Note\_

Document Number: 001-50591 Rev. \*B Page 7 of 16

<sup>3.</sup>  $\overline{\text{CE}} \ge V_{\text{IH}}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.



### Capacitance

In the following table, the capacitance parameters are listed. [4]


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 0 \text{ to } 3.0 \text{ V}$	7	pF

#### **Thermal Resistance**

In the following table, the thermal resistance parameters are listed.<sup>[4]</sup>

Parameter	Description	Test Conditions	28-SOIC (300 mil)	28-SOIC (330 mil)	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance,	TBD	TBD	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	per EIA / JESD51.	TBD	TBD	°C/W

Figure 4. AC Test Loads



#### Note

Document Number: 001-50591 Rev. \*B Page 8 of 16

<sup>4.</sup> These parameters are guaranteed by design and are not tested.





# **AC Switching Characteristics**

#### **SRAM Read Cycle**

Parameter			25	25 ns		45 ns	
Cypress Parameter	Alt	Description	Min	Max	Min	Max	Unit
t <sub>ACE</sub>	t <sub>ELQV</sub>	Chip Enable Access Time		25		45	ns
t <sub>RC</sub> <sup>[5]</sup>	t <sub>AVAV</sub> , t <sub>ELEH</sub>	Read Cycle Time	25		45		ns
t <sub>AA</sub> <sup>[6]</sup>	t <sub>AVQV</sub>	Address Access Time		25		45	ns
t <sub>DOE</sub>	t <sub>GLQV</sub>	Output Enable to Data Valid		10		20	ns
t <sub>OHA</sub> <sup>[6]</sup>	t <sub>AXQX</sub>	Output Hold After Address Change	5		5	D.	ns
t <sub>LZCE</sub> [7]	t <sub>ELQX</sub>	Chip Enable to Output Active	5		5		ns
t <sub>HZCE</sub> [7]	t <sub>EHQZ</sub>	Chip Disable to Output Inactive		10	30.	15	ns
t <sub>LZOE</sub> [7]	t <sub>GLQX</sub>	Output Enable to Output Active	0		00		ns
t <sub>HZOE</sub> [7]	t <sub>GHQZ</sub>	Output Disable to Output Inactive		10		15	ns
t <sub>PU</sub> <sup>[4]</sup>	t <sub>ELICCH</sub>	Chip Enable to Power Active	0	76	0		ns
t <sub>PD</sub> [4]	t <sub>EHICCL</sub>	Chip Disable to Power Standby	٠. (	25		45	ns

# **Switching Waveforms**





Document Number: 001-50591 Rev. \*B




### **SRAM Write Cycle**

Parameter			25	ns	45 ns		
Cypress Parameter	Alt	Description	Min		Min	Max	Unit
t <sub>WC</sub>	t <sub>AVAV</sub>	Write Cycle Time	25		45		ns
t <sub>PWE</sub>	t <sub>WLWH</sub> , t <sub>WLEH</sub>	Write Pulse Width	20		30		ns
t <sub>SCE</sub>	t <sub>ELWH</sub> , t <sub>ELEH</sub>	Chip Enable To End of Write	20		30		ns
t <sub>SD</sub>	t <sub>DVWH</sub> , t <sub>DVEH</sub>	Data Setup to End of Write	10		15		ns
t <sub>HD</sub>	t <sub>WHDX</sub> , t <sub>EHDX</sub>	Data Hold After End of Write	0		0		ns
t <sub>AW</sub>	t <sub>AVWH</sub> , t <sub>AVEH</sub>	Address Setup to End of Write	20		30		ns
t <sub>SA</sub>	t <sub>AVWL</sub> , t <sub>AVEL</sub>	Address Setup to Start of Write	0		0 ~	٥.	ns
t <sub>HA</sub>	t <sub>WHAX</sub> , t <sub>EHAX</sub>	Address Hold After End of Write	0		0		ns
t <sub>HZWE</sub> [7,8]	t <sub>WLQZ</sub>	Write Enable to Output Disable		10	1.0.	15	ns
t <sub>LZWE</sub> [7]	t <sub>WHQX</sub>	Output Active After End of Write	5		5		ns

**Switching Waveforms** 

Figure 7. SRAM Write Cycle 1:  $\overline{\text{WE}}$  Controlled [9]



- 9.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be greater than  $V_{\text{IH}}$  during address transitions.

Document Number: 001-50591 Rev. \*B




STORE INHIBIT or Power Up RECALL

Parameter	Alt	Description	STK1	Unit	
raiailletei		Description	Min	Max	Oilit
t <sub>HRECALL</sub> [10]	t <sub>RESTORE</sub>	Power up RECALL Duration		550	μS
t <sub>STORE</sub> [6]	t <sub>HLHZ</sub>	STORE Cycle Duration		10	ms
V <sub>RESET</sub>		Low Voltage Reset Level		3.6	V
V <sub>SWITCH</sub>		Low Voltage Trigger Level 4.0		4.5	V

## **Switching Waveforms**

Figure 9. STORE INHIBIT/Power Up RECALL



#### Note

Document Number: 001-50591 Rev. \*B Page 11 of 16

<sup>10.</sup>  $t_{\mbox{\scriptsize HRECALL}}$  starts from the time  $V_{\mbox{\scriptsize CC}}$  rises above  $V_{\mbox{\scriptsize SWITCH}}$ .




# **Software Controlled STORE/RECALL Cycle**

The software controlled STORE/RECALL cycle follows. [11, 12]

Parameter	Alt	Description	25 ns		45 ns		Unit
Parameter			Min	Max	Min	Max	Offic
t <sub>RC</sub>	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	25		45		ns
t <sub>SA</sub> <sup>[11]</sup>	t <sub>AVEL</sub>	Address Setup Time	0		0		ns
t <sub>CW</sub> <sup>[11]</sup>	t <sub>ELEH</sub>	Clock Pulse Width	20		30		ns
t <sub>HACE</sub> <sup>[11]</sup>	t <sub>ELAX</sub>	Address Hold Time	20		20		ns
t <sub>RECALL</sub> [11]		RECALL Duration		20	~	20	μS

# **Switching Waveforms**

Figure 10.  $\overline{\text{CE}}$  Controlled Software STORE/RECALL Cycle  $^{[12]}$ 



#### Notes

Document Number: 001-50591 Rev. \*B

[+] Feedback


<sup>11.</sup> The software sequence is clocked on the falling edge of  $\overline{\text{CE}}$  without involving  $\overline{\text{OE}}$  (double clocking abort the sequence).

12. The six consecutive addresses must be read in the order listed in the Mode Selection table.  $\overline{\text{WE}}$  must be HIGH during all six consecutive cycles.



# **Part Numbering Nomenclature**

### STK11C88 - N F 25 I TR



# **Ordering Information**

These parts are not recommended for new designs. They are in production to support ongoing production programs only.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	STK11C88-NF25TR	51-85026	28-Pin SOIC (300 mil)	Commercial
	STK11C88-NF25	51-85026	28-Pin SOIC (300 mil)	
	STK11C88-NF25ITR	51-85026	28-Pin SOIC (300 mil)	Industrial
	STK11C88-NF25I	51-85026	28-Pin SOIC (300 mil)	
	STK11C88-SF25ITR	51-85058	28-Pin SOIC (330 mil)	
	STK11C88-SF25I	51-85058	28-Pin SOIC (330 mil)	
45	STK11C88-NF45TR	51-85026	28-Pin SOIC (300 mil)	Commercial
	STK11C88-NF45	51-85026	28-Pin SOIC (300 mil)	
	STK11C88-SF45TR	51-85058	28-Pin SOIC (330 mil)	
	STK11C88-SF45	51-85058	28-Pin SOIC (330 mil)	
	STK11C88-NF45ITR	51-85026	28-Pin SOIC (300 mil)	Industrial
	STK11C88-NF45I	51-85026	28-Pin SOIC (300 mil)	
	STK11C88-SF45ITR	51-85058	28-Pin SOIC (330 mil)	
	STK11C88-SF45I	51-85058	28-Pin SOIC (330 mil)	


All parts are Pb-free. The above table contains Final information. Contact your local Cypress sales representative for availability of these parts

Document Number: 001-50591 Rev. \*B Page 13 of 16



### **Package Diagrams**

Figure 11. 28-Pin (300 mil) SOIC (51-85026)




Document Number: 001-50591 Rev. \*B Page 14 of 16



### Package Diagrams (continued)

#### Figure 12. 28-Pin (330 mil) SOIC (51-85058)

CURRENT SOIC 28.330 WITH WIDE BODY



Document Number: 001-50591 Rev. \*B Page 15 of 16



### **Document History Page**

Document Title: STK11C88 256 Kbit (32K x 8) SoftStore nvSRAM Document Number: 001-50591						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	2625096	GVCH/PYRS	12/19/08	New data sheet		
*A	2826441	GVCH	12/11/2009	Added following text in the Ordering Information section: "These parts are not recommended for new designs. In production to support ongoing production programs only."  Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only."  Added Contents on page 2.		
*B	2902973	GVCH	04/01/2010	Removed inactive parts from Ordering Information table. Updated package diagrams.		

Sales, Solutions and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to your visit us at cypress compages. closest to you, visit us at cypress.com/sales.

**Products** 

Jon 2008-2010. Tool 2008-2008-2010. Tool 2008-2010. Tool 2008-**PSoC** Clocks & Buffers Wireless Memories **Image Sensors USB** 

© Cypress Semiconductor Corporation, 2008-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-50591 Rev. \*B Revised April 1, 2010 Page 16 of 16

All products and company names mentioned in this document may be the trademarks of their respective holders