## HIGH-SPEED CURRENT-MODE PWM

ABSOLUTE MAXIMUM RATINGS	(Note 1)
RoHS Peak Package Solder Reflow Temp. (40 sec. max. exp.)	
Input Voltage ( $V_{IN}$ and $V_{c}$ )	
Analog Inputs:	
Error Amplifier and Ramp	
Softstart and I <sub>LIM</sub> /S.D.	
Digital Input (Clock)	1.5V to 6.0V
Driver Outputs	0.3V to $V_c$ +1.5V
Source / Sink Output Current (each output):	
Continuous	0.5A
Pulse, 500ns	2.0A
Softstart Sink Current	
Clock Output Current	5mA
Error Amplifier Output Current	
Oscillator Charging Current	
Operating Junction Temperature:	
Hermetic (J, L Package)	
Plastic (DW, N, Q Packages)	
Storage Temperature Range	
Lead Temperature (soldering, 10 seconds)	
Note 1 Exceeding these ratings could cause demage to the device	2

Note 1. Exceeding these ratings could cause damage to the device.


 	Y		
		DAT	1

Δ

N PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{JA}}$	65°C/W
DW PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\boldsymbol{\theta}_{_{JA}}$	95°C/W
Q PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\boldsymbol{\theta}_{_{JA}}$	80°C/W
J PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\boldsymbol{\theta}_{_{JA}}$	80°C/W
L PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO CASE, $\boldsymbol{\theta}_{\text{Jc}}$	35°C/W
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\boldsymbol{\theta}_{_{JA}}$	120°C/W

Junction Temperature Calculation:  $T_{I} = T_{A} + (P_{D} \times \theta_{IA}).$ 

The  $\theta_{jA}$  numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.



\*DW & N Packages: RoHS / Pb-free 100% Matte Tin Lead Finish



20. V<sub>REF</sub>

10. SOFTSTART

## HIGH-SPEED CURRENT-MODE PWM

### RECOMMENDED OPERATING CONDITIONS (Note 2)

Parameter	Symbol	Recommen	Units		
Falailletei	Symoor	Min.	Тур.	Max.	Units
Supply Voltage Range		10		30	V
Voltage Amp Common Mode Range		1.5		5.5	V
Ramp Input Voltage Range		0		5.0	V
Current Limit / Shutdown Voltage Range		0		4.0	V
Source / Sink Output Current					
Continuous			200		mA
Pulse, 500ns			1.0		Α
Voltage Reference Output Current		1		10	mA
Oscillator Frequency Range		4		1500	kHz
Oscillator Charging Current		0.030		3	mA
Oscillator Timing Resistor	R <sub>T</sub>	1		100	kΩ
Oscillator Timing Capacitor	CT	0.470		10	nF
Operating Ambient Temperature Range:					
SG1825C	T <sub>A</sub>	0		70	°C
SG2825C	T <sub>A</sub>	-25		85	°C
SG3825C	T	-55		125	°C

Note 2. Range over which the device is functional.

### ELECTRICAL CHARACTERISTICS (Note 3)

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG3825C with 0°C  $\leq T_A \leq 70°$ C, SG2825C with -25°C  $\leq T_A \leq 85°$ C, SG1825C with -55°C  $\leq T_A \leq 125°$ C, and  $V_{IN} = V_c = 15V$ . Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Symbol	ol Test Conditions		SG1825C/2825C					
Farameter Syn		lest Conditions		Тур.	Max.	Min.	Тур.	Max.	Units
Reference Section									
Output Voltage		$T_{J} = 25^{\circ}C, I_{L} = 1mA$	5.05	5.10	5.15	5.05	5.10	5.15	V
Line Regulation		V <sub>IN</sub> = 10 to 30V		2	15		2	15	mV
Load Regulation		I <sub>L</sub> = 1 to 10mA		5	15		5	15	mV
Temperature Stability (Note 3)		Over Operating Temperature		0.2	0.4		0.2	0.4	mV/°C
Total Output Range (Note 3)		Over Line, Load, and Temperature	5.00		5.20	5.00		5.20	V
Output Noise Voltage (Note 3)		$f = 10Hz$ to $10kHz$ , $I_L = 0mA$		50	200		50		μV <sub>RMS</sub>
Long Term Stability (Notes 3 &4)		T <sub>J</sub> = 125°C, t = 1000hrs		5	25		5	25	mV
Short Circuit Current		$V_{REF} = OV$	-15	-50	-100	-15	-50	-100	mA
Oscillator Section (Note 5)			•			-			
Initial Accuracy		$T_{J} = 25^{\circ}C, C_{CLK} \leq 10 pF$	370	400	430	370	400	430	kHz
Voltage Stability		V <sub>IN</sub> = 10 to 30V		0.2	2		0.2	2	%
Temperature Stability (Note 3)		Over Rated Operating Temperature		5	8		5	8	%
Total Frequency Limits (Note 3)		Over Line and Temperature	350		450	350		450	kHz
Minimum Frequency		$R_{T} = 100 K\Omega, C_{T} = 0.01 \mu F$			4			4	kHz
Maximum Frequency		$R_{T} = 1K\Omega, C_{T} = 470pF$	1.5			1.5			MHz
Clock High Level		$I_{CLK} = -1mA$	3.9	4.5		3.9	4.5		V
Clock Low Level		$I_{CLK} = -1mA$		2.3	2.9		2.3	2.9	V
Ramp Peak Voltage			2.6	2.8	3.0	2.6	2.8	3.0	V
Ramp Valley Voltage			0.7	1.0	1.25	0.7	1.0	1.25	V
Valley-to-Peak Amplitude			1.6	1.8	2.0	1.6	1.8	2.0	V

Note 3. This parameter is guaranteed by design and process control, but is not 100% tested in production.

Note 4. This parameter is non-accumulative, and represents the random fluctuation of the reference voltage within some error band when observed over any 1000 hour period of time.

MICROELECTRONICS



## HIGH-SPEED CURRENT-MODE PWM

### ELECTRICAL CHARACTERISTICS (Cont'd.)

Parameter	Symbol	Symbol Test Conditions		325C/2		SG3825C			Units
	3911001		Min.	Typ.			Min. Typ. Max		
Error Amplifier Section (Note 6	)								
Input Offset Voltage		$R_{s} \leq 2K\Omega, V_{ERROR} = 2.5V$			15			15	mV
Input Bias Current		$V_{ERROR} = 2.5V$		0.6	3		0.6	3	μA
Input Offset Current		$V_{ERROR} = 2.5V$		0.1	1		0.1	1	μA
DC Open Loop Gain	A <sub>VOL</sub>	$V_{ERROR} = 1 \text{ to } 4V$	60	95		60	95		dB
Common Mode Rejection		Over Rated Voltage Range, $V_{ERROR} = 2.5V$	75	95		75	95		dB
Power Supply Rejection		$V_{IN} = 10V$ to 30V, $V_{ERROR} = 2.5V$	85	110		85	110		dB
Output Sink Current		$V_{\text{ERROR}} = 1V$	1	2.5		1	2.5		mA
Output Source Current		$V_{\text{ERROR}} = 4V$	-0.5	-1.3		-0.5	-1.3		mA
Output High Voltage		I <sub>ERROR</sub> = -0.5mA	4.0	4.7	5.0	4.0	4.7	5.0	V
Output Low Voltage		I <sub>ERROR</sub> = 1mA	0	0.5	1.0	0	0.5	1.0	۷
Unity Gain Bandwidth (Note 3)		A <sub>VOL</sub> = 0dB	3	5.5		3	5.5		MH
Slew Rate (Note 3)			6			6			V/µse
PWM Comparator Section (Note	e 5 & 7)								
Ramp Input Bias Current				-1	-5		-1	-5	μA
Minimum Duty Cycle		$V_{\text{ERROR}} = 1V$			0			0	%
Maximum Duty Cycle (Note 8)		$V_{\text{ERROR}} = 4V$	85			85			%
Zero Duty Cycle Threshold			1.1	1.25		1.1	1.25		V
Delay to Driver Output (Note 3)		$V_{RAMP} = 0V \text{ to } 2V, V_{ERROR} = 2V$		50	80		50	80	ns
Softstart Section									
C <sub>ss</sub> Charge Current		V <sub>SOFTSTART</sub> = 0.5V	3	9	20	3	9	20	μA
C <sub>ss</sub> Discharge Current		V <sub>SOFTSTART</sub> = 1.0V	1			1			mA
Current Limit / Shutdown Section	on (Note 9)		-						
I <sub>IIM</sub> Input Bias Current					±15			±10	μA
Current Limit Threshold			0.9	1.0	1.1	0.9	1.0	1.1	V
Shutdown Threshold			1.25	1.40	1.55	1.20	1.40	1.55	۷
Delay to Driver Output (Note 3)		$V_{SHUTDOWN} = 0V \text{ to } 1.2V$		50	80		50	80	ns
Output Drivers Section (each o	utput)		•			•			
Output Low Level		I <sub>SINK</sub> = 20mA		0.25	0.40		0.25	0.40	V
		$I_{SINK} = 200 \text{mA}$		1.2	2.0		1.2	2.0	V
Output High Level		I <sub>SOURCE</sub> = 20mA	13.0	13.5		13.0	13.5		۷
		I <sub>SOURCE</sub> = 200mA	12.0	13.0		12.0	13.0		۷
V <sub>c</sub> Standby Current		$V_c = 30V$		150	500		150	500	μA
Output Rise / Fall Time (Note 3)		C <sub>L</sub> = 1000pF		30	60		30	60	ns
<b>Undervoltage Lockout Section</b>		-	•						-
Start Threshold Voltage			8.8	9.2	9.7	8.8	9.2	9.7	V
UV Lockout Hysteresis			0.4	0.8	1.2	0.4	0.8	1.2	V
Supply Current Section (Note 5	)					•	•		
Start Up Current		V <sub>IN</sub> = 8V		0.5	1.2		0.5	1.2	mA
Operating Current		$V_{INV}$ $V_{RAMP}$ $V(I_{LIM}/S.D.) = 0V$ $V_{N.I.} = 1V$		22	33		22	33	mA


Note 5.  $F_{OSC} = 400 \text{kHz}$  ( $R_T = 3.65 \text{k}\Omega$ ,  $C_T = 1.0 \text{nF}$ ). Note 6.  $V_{CM} = 1.5 \text{V}$  to 5.5 V. Note 7.  $V_{RAMP} = 0 \text{V}$ , unless otherwise specified. Note 8. 100% duty cycle is defined as a pulsewidth equal to one oscillator period.

Note 9.  $V(I_{IIM}/S.D.) = 0V$  to 4.0V, unless otherwise specified.



## HIGH-SPEED CURRENT-MODE PWM

#### **BLOCK DIAGRAM**



#### **FIGURE INDEX**

#### **Application Circuits**

#### FIGURE #

- HIGH-SPEED LAYOUT AND BYPASSING 1.
- MICROPOWER STARTUP 2.
- 3. SOFTSTART FAST RESET
- OSCILLATOR SYCHRONIZATION 4.
- OSCILLATOR FUNCTIONAL DIAGRAM 5.
- VOLTAGE AMPLIFIER CONNECTIONS 6.
- 7. DRIVING SHIELDED CABLE



### HIGH-SPEED CURRENT-MODE PWM

#### **APPLICATION INFORMATION**

#### HIGH-SPEED LAYOUT AND BYPASSING

The SG1825C, like all high-speed circuits, requires extra attention to external conductor and component layout to minimize undesired inductive and capacitive effects. All lead lengths must be as short as possible. The best printed circuit board choice would be a four-layer design, with the two internal planes supplying power and ground. Signal interconnects should be placed on the outside, giving a conductor-over-ground-plane (microstrip) configuration. A two-sided printed circuit board with one side dedicated as a ground plane is next best, and requires careful component placement by a skilled pc designer.

Two supply bypass capacitors should be employed: a low-inductance 0.1 $\mu$ F ceramic within 0.25 inches of the +V<sub>IN</sub> pin for high frequencies, and a 1 to 5 $\mu$ F solid tantalum within 0.5 inches of the V<sub>c</sub> pin to provide an energy reservoir for the high-peak output currents. A low-inductance .01 $\mu$ F bypass for the reference output is also recommended.

#### **MICROPOWER STARTUP**

Since the SG1825C typically draws 700 $\mu$ A of supply current before turning on, a low power bleeder resistor from the rectified AC line supply is all that is required for startup. A start capacitor, C<sub>s</sub>, is charged with the excess current from the bleeder resistor. When the turn-on threshold voltage is reached, the PWM circuit becomes active, energizing the power transistors. The additional operating current required by the PWM is then provided by a bootstrap winding on the main high-frequency power transformer.

#### SOFTSTART CIRCUIT / OUTPUT DUTY CYCLE LIMIT

The softstart pin of the SG1825C is held low when either the chip is in the micropower mode, or when a voltage greater than +1.4 volts is present at the  $I_{LLM/S.D.}$  pin. The maximum positive swing of the voltage error amplifier is clamped to the Softstart pin voltage, providing a ramp-up of peak charging currents in the power semiconductors at turn-on.

In some cases, the duration of the Shutdown signal can be too short to fully discharge the softstart capacitor. The illustrated resistor/discrete PNP transistor configuration can be used to shorten the discharge time by a factor of 50 or more. When the internal discharge transistor in the SG1825C turns on, current will flow through surge limit resistor R1. As the resistor drop approaches 0.6 volts, the external PNP turns on, providing a low resistance discharge path for the energy in the softstart capacitor. The capacitor will be rapidly discharged to +0.7 volts, which corresponds to zero duty cycle in the pulse width modulator.

#### FREQUENCY SYNCHRONIZATION

Two or three SG1825C oscillators may be locked together with the interconnection scheme shown, if the devices are within an inch or so of each other. A master unit is programmed for desired frequency with  $R_T$  and  $C_T$  as usual. The oscillators in the slave units are disabled by grounding  $C_T$  and by connecting  $R_T$  to  $V_{REF}$ . The logic in the slave units is locked to the clock of the master with the wire-OR connection shown.

Many SG1825Cs can be locked to a master system clock by wiring the oscillators as slave units, and distributing the master clock to each using a tree-fanout geometry.

#### APPLICATION FIGURES

#### FIGURE 1. — HIGH-SPEED LAYOUT and BYPASSING





FIGURE 2. — MICROPOWER STARTUP









FIGURE 4. — OSCILLATOR SYCHRONIZATION





### HIGH-SPEED CURRENT-MODE PWM

#### **APPLICATION INFORMATION**

#### OSCILLATOR

The oscillator frequency is programmed by external timing components  $R_T$  and  $C_T$ . A nominal +3.0 volts appears at the  $R_T$  pin. The current flowing through  $R_T$  is mirrored internally with a 1:1 ratio. This causes an identical current to flow out the  $C_T$  pin, charging the timing capacitor and generating a linear ramp. When the upper threshold of +2.8 volts is reached, a discharge network reduces the ramp voltage to +1.0, where a new charge cycle begins.

The Clock output pin is LOW (+2.3 volts) during the charge cycle, and HIGH (+4.5 volts) during the discharge cycle. The Clock pin is driven by an NPN emitter follower, and so can be wire-ORed. Each Clock pin can drive a 1mA load. Since the internal current-source pulldown is approximately 400 $\mu$ A, the DC fan-out to other SG1825C Clock pins is at least two.

The type of capacitor selected for  $C_T$  is very important. At high frequencies, non-ideal characteristics such as effective series resistance (ESR), effective series inductance (ESL), dielectric loss and dielectric absorption all affect frequency accuracy and stability. RF capacitors such as silver mica, glass, polystrene, or COG ceramics are recommended. Avoid high-K ceramics, which work best in DC bypass applications.

#### ERROR AMPLIFIER

The voltage error amplifier is a true operational amplifier with lowimpedance output, and can be gain-stabilized using conventional feedback techniques. The typical DC open-loop gain is 95dB, with a single lowfrequency pole at 100Hz.

The input connections to the error amplifier are determined by the polarity of the power supply output voltage. For positive supplies, the common-mode voltage is +5.1 volts and the feedback connections in Figure A are used. With negative outputs, the common-mode voltage is half the reference, and the feedback divider is connected between the negative output and the +5.1 volt reference as shown in Figure B.

#### **OUTPUT DRIVER**

The output drivers are designed to provide up to 1.5 Amps peak output current. To minimize ringing on the output waveform, which can be destructive to both the power MOSFET and the PWM chip, the series inductance seen by the drivers should be as low as possible.


One solution is to keep the distance between the PWM and MOSFET gate as short as possible, and to use carbon composition series damping resistors. A Faraday shield to intercept radiated EMI from the power transistors is usually required with its choice.

A second approach is to place the MOSFETs some distance from the PWM chip, and use a series-terminated transmission line to preserve drive pulse fidelity. This will minimize noise radiated back to the sensitive analog circuitry of the SG1825C. A Faraday shield may also be required.

If the drivers are connected to an isolation transformer, or if kickback through  $C_{GD}$  of the MOSFET is severe, clamp diodes may be required. 1 Amp peak Schottky diodes will limit undershoot to less than -0.3 volts.

#### APPLICATION FIGURES

FIGURE 5. — OSCILLATOR FUNCTIONAL DIAGRAM








FIGURE 7. — DRIVING SHIELDED CABLE

