

Pin Description

Name	Pin #	Type	Description
V _{EE}	1	P	Connect to Negative power supply
CLK_EN	2	I_PU	Synchronizing clock enable. When high, clock outputs follow clock input. When low, Q _x outputs are forced low, nQ _x outputs are forced high. LVCMOS/LVTTL level with 50KΩ pull-up.
CLK_SEL	3	I_PD	Clock select input. When high, selects PCLK input. When low, selects CLK input. LVCMOS/LVTTL level with 50KΩ pull-down.
CLK	4	I_PD	Non-inverting differential clock input
nCLK	5	I_PU	Inverting differential clock input
PCLK	6	I_PD	Non-inverting differential clock input
nPCLK	7	I_PU	Inverting differential clock input
NC	8, 9		Not connected
V _{CC}	10, 13, 18	P	Connect to 3.3V.
nQ ₃ , Q ₃	11, 12	O	Differential output pair, LVPECL interface level.
nQ ₂ , Q ₂	14, 15	O	Differential output pair, LVPECL interface level.
nQ ₁ , Q ₁	16, 17	O	Differential output pair, LVPECL interface level.
nQ ₀ , Q ₀	19, 20	O	Differential output pair, LVPECL interface level.

Note:

1. I = Input, O = Output, P = Power supply connection, I_PD = Input with pull down, I_PU = Input with pull up

Pin Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
C _{IN}	Input Capacitance				4	pF
R _{pullup}	Input Pullup Resistance			50		KΩ
R _{pulldown}	Input Pulldown Resistance			50		


Control Input Function Table⁽¹⁾

Inputs			Outputs	
CLK_EN	CLK_SEL	Selected Source	Q ₀ :Q ₃	nQ ₀ :nQ ₃
0	0	CLK, nCLK	Diabld: Low	Diabld: High
0	1	PCLK, nPCLK	Diabld: Low	Diabld: High
1	0	CLK, nCLK	Enabled	Enabled
1	1	PCLK, nPCLK	Enabled	Enabled

Note:

1. After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show below.

Figure 1. CLK_EN Timing Diagram



Clock Input Function Table

Inputs		Outputs		Input to Output Mode	Polarity
CLK or PCLK	nCLK or nPCLK	Q ₀ :Q ₃	nQ ₀ :nQ ₃		
0	1	LOW	HIGH	Differential to Differential	None Inverting
1	0	HIGH	LOW	Differential to Differential	None Inverting
0	Biased; $V_{IN} = V_{CC}/2$	LOW	HIGH	Single Ended to Differential	None Inverting
1	Biased; $V_{IN} = V_{CC}/2$	HIGH	LOW	Single Ended to Differential	None Inverting
$V_{CC}/2$	0	HIGH	LOW	Single Ended to Differential	Inverting
$V_{CC}/2$	1	LOW	HIGH	Single Ended to Differential	Inverting

Absolute Maximum Ratings⁽¹⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{CC}	Supply voltage	Referenced to GND			4.6	V
V _{IN}	Input voltage	Referenced to GND	-0.5		V _{CC} +0.5V	
V _{OUT}	Output voltage	Referenced to GND	-0.5		V _{CC} +0.5V	
T _{STG}	Storage temperature		-65		150	°C

Note:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Operating Conditions

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{CC}	Power Supply Voltage		3.0	3.3	3.6	V
T _A	Ambient Temperature		-40		85	°C
I _{EE}	Power Supply Current	500 MHz			60	mA

LVCMOS/LVTTL DC Characteristics (T_A = -40°C to 85°C, V_{CC} = 3.0V to 3.6V unless otherwise stated.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{IH}	Input High Voltage		2		V _{CC} +0.3	V
V _{IL}	Input Low Voltage		-0.3		0.8	
I _{IH}	Input High Current	CLK, CLK_SEL	V _{IN} = V _{CC} = 3.6V		150	μA
		CLK_EN	V _{IN} = V _{CC} = 3.6V		5	
I _{IL}	Input Low Current	CLK, CLK_SEL	V _{IN} = 0V, V _{CC} = 3.6V	-5		
		CLK_EN	V _{IN} = 0V, V _{CC} = 3.6V	-150		

Differential DC Input Characteristics (T_A = -40°C to 85°C, V_{CC} = 3.0V to 3.6V unless otherwise stated.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
I _{IH}	Input High Current	nCLK, nPCLK	V _{IN} = V _{CC} = 3.6V		5	μA
		CLK, PCLK	V _{IN} = V _{CC} = 3.6V		150	
I _{IL}	Input Low Current	nCLK, nPCLK	V _{CC} = 3.6V, V _{IN} = 0V	-150		
		CLK, PCLK	V _{CC} = 3.6V, V _{IN} = 0V	-5		
V _{PP}	Peak-to-peak Voltage		0.15		1.3	V
V _{CMR}	Common Mode Input Voltage ^(1, 2)		V _{EE} +0.5		V _{CC} -0.85V	

Notes:

- For single ended applications, the maximum input voltage for CLK and nCLK is V_{CC}+0.3V
- Common mode voltage is defined as V_{IH}.

LVPECL DC Characteristics

(T_A = -40°C to 85°C, V_{CC} = 3.0V to 3.6V, R_L = 50Ω to V_{CC} - 2V, unless otherwise stated below.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
I _{IH}	Input High Current	nCLK, nPCLK	V _{IN} = V _{CC} = 3.6V		5	μA
		CLK, PCLK	V _{IN} = V _{CC} = 3.6V		150	
I _{IL}	Input Low Current	nCLK, nPCLK	V _{CC} = 3.6V, V _{IN} = 0V	-150		
		CLK, PCLK	V _{CC} = 3.6V, V _{IN} = 0V	-5		
V _{PP}	Peak-to-peak Voltage		0.3		1	V
V _{CMR}	Common Mode Input Voltage; Note ^(1,2)		V _{EE} +1.5		V _{CC}	
V _{OH}	Output High Voltage		V _{CC} -1.4		V _{CC} -0.9	
V _{OL}	Output Low Voltage		V _{CC} -2.0		V _{CC} -1.6	
V _{SWING}	Peak-to-peak Output Voltage Swing		0.6		1.0	

Notes:

- For single ended applications, the maximum input voltage for PCLK and nPCLK is V_{CC}+0.3V.
- Common mode voltage is defined as V_{IH}.

AC Characteristics⁽¹⁾ (T_A = -40°C to 85°C, V_{CC} = 3.0V to 3.6V, R_L = 50Ω to V_{CC} - 2V, unless otherwise stated below.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f _{max}	Output Frequency			500	800	MHz
t _{pD}	Propagation Delay ⁽²⁾		1.0		2.0	ns
Tsk(o)	Output-to-output Skew ⁽³⁾				100	ps
Tsk(pp)	Part-to-part Skew ⁽⁴⁾				150	
t _r /t _f	Output Rise/Fall time	20% - 80%	75		300	
odc	Output duty cycle		40		60	%
J _{add}	Additive Jitter			50		fs

Notes:

- All parameters are measured at 500MHz unless noted otherwise
- Measured from the V_{CC}/2 of the input to the differential output crossing point
- Defined as skew between outputs at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point.
- Defined as skew between outputs on different parts operating at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point.

Applications Information

Wiring the differential input to accept single ended levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{CC} = 3.3V$, V_{REF} should be 1.25V and $R1/R2 = 0.609$.





Figure 2: Single-ended Signal Driving Differential Input



Note:

- For latest package info, please check: <http://www.pericom.com/products/packaging/mechanicals.php>

Ordering Information^(1,2)

Ordering Code	Package Code	Package Description
PI6C48533-01LE	L	Pb-free & Green 20-pin 173-mil wide TSSOP
PI6C48533-01LEX	L	Pb-free & Green 20-pin 173-mil wide TSSOP, Tape & Reel

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
2. E = Pb-free and Green