#### **ABSOLUTE MAXIMUM RATINGS**

, 120020 12 1111 Billion 111 111 110	
V <sub>CC</sub> to GND0.3V to +6V RESET, RESET	Continuous 6-Pin S
(MAX6342/MAX6344/MAX6345)0.3V to (V <sub>CC</sub> + 0.3V)	Operating
RESET (MAX6343)0.3V to +6V	Junction Te
$\overline{MR}$ , PFI, $\overline{PFO}$ 0.3V to (V <sub>CC</sub> + 0.3V)	Storage Te
Input Current, V <sub>CC</sub> 50mA	Lead Temp
Output Current, RESET, RESET50mA	

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
6-Pin SOT23 (derate 4mW/°C above +70°C)	320mW
Operating Temperature Range40	0°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range68	5°C to +150°C
Lead Temperature Range (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +1.0V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C}$  and  $V_{CC} = +3V$ .) (Note 1)

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS			
Supply Voltage Range	Vcc	$T_A = 0^{\circ}C$ to -	1.0		5.5	V			
Supply voltage harige	VCC	$T_A = -40^{\circ}C$ to	1.2		5.5				
			$V_{CC} = 3V$ , $TA = -40^{\circ}$ to $+85^{\circ}C$		25	40			
0	1	NI- II	V <sub>CC</sub> = 5.5V, TA = -40° to +85°C		30	50	μΑ		
Supply Current	Icc	No load	$V_{CC} = 3V$ , $TA = -40^{\circ}$ to $+125^{\circ}C$		25	50			
			$V_{CC} = 5.5V$ , $TA = -40^{\circ}$ to $+125^{\circ}C$		30	60			
			T <sub>A</sub> = +25°C	4.56	4.63	4.70			
		MAX634_L	$T_A = -40$ °C to $+85$ °C	4.50		4.75	V		
			$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	4.40		4.86			
			T <sub>A</sub> = +25°C	4.31	4.38	4.45			
		MAX634_M	$T_A = -40$ °C to $+85$ °C	4.25		4.50			
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.16		4.56			
		MAX634_T	T <sub>A</sub> = +25°C	3.03	3.08	3.13			
	VTH		$T_A = -40$ °C to $+85$ °C	3.00		3.15			
Reset Threshold			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.92		3.23			
neset mresnoid		MAX634_S	T <sub>A</sub> = +25°C	2.89	2.93	2.97			
			$T_A = -40$ °C to $+85$ °C	2.85		3.00			
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.78		3.08			
		MAX634_R MAX634_Z	T <sub>A</sub> = +25°C	2.59	2.63	2.67			
			$T_A = -40$ °C to $+85$ °C	2.55		2.70			
			$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	2.50		2.76			
			T <sub>A</sub> = +25°C	2.30	2.33	2.36			
			$T_A = -40$ °C to $+85$ °C	2.25		2.38			
			$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	2.21		2.45			
Vcc to Reset Delay		V <sub>CC</sub> = V <sub>TH</sub> to	O (VTH - 100mV)		20		μs		
RESET and RESET Outputs Drive Capability (Note 2)	V <sub>OL</sub>	$V_{CC} > 1.2V$ ,			0.4	V			
		$V_{CC} > 2.7V$ ,			0.3				
		$V_{CC} > 4.5V$ ,			0.4				
	V <sub>OH</sub>	$V_{CC} > 1.2V$ ,	0.8 × VC	)					
		V <sub>CC</sub> > 2.7V, (MAX6342/N	0.8 × VC0			V			
			ISOURCE = 800μA IAX6345 only)	0.8 × VC0					

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +1.0V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C}$  and  $V_{CC} = +3V$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Reset Timeout Period	too	$T_A = -40$ °C to $+85$ °C	100	180	280	ma
Reset Timeout Period	t <sub>RP</sub>	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$		360	ms	
Open-Drain RESET Output Leakage Current (Note 3)	ILKG	MAX6343 only, V <sub>CC</sub> > V <sub>TH(MAX)</sub>			1	μΑ
MR Input Low	VIL				0.3 × VCC	V
MR Input High	VIH		0.7 × VCC			V
MR Pull-Up Resistance			60			kΩ
MR Minimum Pulse Width			1			μs
MR Glitch Rejection				0.1		μs
MR to Reset Delay				0.2		μs
DEL langut Threehold		$T_A = -40$ °C to $+85$ °C	1.2	1.25 1.3		V
PFI Input Threshold		$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	1.15		1.35	V
DELL cologo Current (Note 2)		$T_A = -40$ °C to $+85$ °C		±0.01	±25	nA
PFI Leakage Current (Note 3)		$T_A = -85^{\circ}C \text{ to } +125^{\circ}C$			±100	ΠA
PFO Output Voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5V, I <sub>SINK</sub> = 3.2mA			0.4	V
PFO Output Voltage	Voн	V <sub>CC</sub> = 4.5V, I <sub>SOURCE</sub> = 800μA	0.8 × VCC			V
PFO Output Short-Circuit		Output sink current 20			mA	
Current		Output source current		5		IIIA
PFI to PFO Delay		Voverdrive = 15mV		3		μs


Note 1: Overtemperature limits are guaranteed by design and not production tested.


Note 2: Apply to each part in accordance with threshold voltage, output configuration, and manual reset status selected.


**Note 3:** Leakage parameters are guaranteed by design and not production tested.

### Typical Operating Characteristics

 $(V_{PFI} = V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 











#### Typical Operating Characteristics (continued)

 $(V_{PFI} = V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 









#### Pin Description

	P	IN		NAME	FUNCTION	
MAX6342	MAX6343	MAX6344	MAX6345	NAIVIL		
1	1	1	1	Vcc	Supply Voltage	
2	2	2	2	GND	Ground	
3	3	3	3	PFI	Power-Fail Voltage Monitor Input. When PFI is < 1.25V, PFO goes low. Connect PFI to GND or V <sub>CC</sub> when not used.	
4	4	4	4	PFO	Power-Fail Voltage Monitor Output	

4 \_\_\_\_\_\_*N*|*X*|*M*|

#### Pin Description (continued)

PIN				NAME	FUNCTION	
MAX6342	MAX6343	MAX6344	MAX6345	INAIVIE	FUNCTION	
5	5	5	_	MR	Manual-Reset Input. Pull low to force a reset. RESET or RESET remains active as long as MR is low and for the reset timeout period after MR goes high. Leave unconnected or connect to VCC if unused.	
6	6	_	5	RESET	Active-Low Reset Output. Push-pull for MAX6342/MAX6345. Open-drain for MAX6343. It remains low for 180ms after V <sub>CC</sub> rises above the reset threshold or MR goes from low to high.	
_	_	6	6	RESET	Active-High Push-Pull Reset Output. It remains high for 180ms after VCC rises above the reset threshold or $\overline{\text{MR}}$ goes from low to high.	




Figure 1. MAX6342/MAX6343/MAX6344 Functional Diagram

# RESET GENERATOR RESET GENERATOR RESET 5 MAX6345 RESET 5 PFO 4

Figure 2. MAX6345 Functional Diagram

#### **Detailed Description**

#### **Reset Output**

A  $\mu P$ 's reset input starts the  $\mu P$  in a known state. These  $\mu P$  supervisory circuits assert reset to prevent code-execution errors during power-up, power-down, or brownout conditions.

 $\overline{\text{RESET}}$  and RESET are guaranteed to be asserted at a valid logic level for V<sub>CC</sub> > +1V (see the *Electrical Characteristics* table). Once RESET asserts, it remains asserted for at least 100ms (t<sub>RP</sub>) after V<sub>CC</sub> rises above its threshold value or after  $\overline{\text{MR}}$  returns high (Figures 1 and 2).

#### **Open-Drain RESET Output**

The MAX6343 has an active-low, open-drain reset output. This output sinks current when  $\overline{\text{RESET}}$  is asserted. Connect a pull-up resistor from  $\overline{\text{RESET}}$  to any positive supply voltage up to +5.5V (Figure 3). Select a resistor value large enough to register a logic low (see the *Electrical Characteristics* table), and small enough to register a logic high while supplying all input current and leakage paths connected to the  $\overline{\text{RESET}}$  line. A  $10\text{k}\Omega$  pull-up is sufficient in most applications.

#### **Manual Reset**

The MAX6342/MAX6343/MAX6344s' manual-reset input  $(\overline{MR})$  allows reset to be triggered by a pushbutton switch. The switch is effectively debounced by the 1µs min reset pulse width.  $\overline{MR}$  is CMOS-logic compatible.






Figure 3. Open-Drain RESET Output Allows Use with Multiple Supplies




Figure 5. Ensuring  $\overline{RESET}$  Valid to  $V_{CC}=0$  on Active-Low Push-Pull Outputs

#### **Power-Fail Comparator**

The power-fail comparator is useful for various purposes because the power-fail output  $(\overline{PFO})$  is independent of the reset output. The inverting input is internally connected to a +1.25V reference.

To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider (see the *Typical Oper-ating Circuit*). Choose the voltage-divider ratio so that the voltage at PFI falls below +1.25V just before the +5V regulator drops out. Use  $\overline{\text{PFO}}$  to interrupt the  $\mu\text{P}$  to prepare for an orderly shutdown.

## \_Applications Information Negative-Going Vcc Transients

The MAX6342–MAX6345 supervisors are immune to short-duration, negative-going VCC transients (glitches) that usually do not require the entire system to shut down.

Figure 4 shows typical transient duration vs. reset comparator overdrive, for which the MAX6342–MAX6345 do not generate a reset pulse. The graph was generated using a negative-going pulse applied to V<sub>CC</sub>, starting




Figure 4. Maximum Transient Duration Magnitude Rejection




Figure 6. Ensuring  $\overline{RESET}$  Valid to  $V_{CC}=0$  on Active-High Push-Pull Outputs

0.5V above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the maximum pulse width a negative-going VCC transient can have without causing a reset pulse. As the magnitude of the transient increases (goes further below the reset threshold), the maximum allowable pulse width decreases.

Typically, a V<sub>CC</sub> transient that goes 100mV below the reset threshold and lasts 12 $\mu$ s or less will not cause a reset pulse. A 1 $\mu$ F bypass capacitor mounted as close as possible to the V<sub>CC</sub> pin provides additional transient immunity.

## Ensuring a Valid Reset Output Down to VCC = 0

The MAX6342–MAX6345 are guaranteed to operate properly down to  $V_{CC}$  = +1V. In applications that require valid reset levels down to  $V_{CC}$  = 0, a pulldown resistor to active-low outputs (MAX6342/MAX6345) and a pullup resistor to active-high outputs (MAX6344/MAX6345) ensure that the reset line is valid when the reset output is no longer sinking or sourcing current (Figures 5 and 6).




Figure 7. Monitoring Two Supplies




Figure 8. Monitoring a Negative Voltage

Note that this method does not work with the open-drain output of the MAX6343. The resistor value used is not critical, but it must be large enough not to load the reset output when VCC is above the reset threshold. For most applications,  $100k\Omega$  is adequate.

#### **Monitoring Two Supplies**

Monitor another voltage by connecting a resistor-divider to PFI as shown in Figure 7. The threshold voltage will then be given by:

$$V_{TH(PFI)} = 1.25[(R1 + R2) / R2]$$

where  $V_{\mbox{\scriptsize TH(PFI)}}$  is the threshold at which the monitored voltage will trip  $\overline{\mbox{\scriptsize PFO}}.$ 

A good rule of thumb for selecting the resistors is to choose R2 between 250k $\Omega$  and 500k $\Omega$  and solve for R1. Connect  $\overline{\text{PFO}}$  to  $\overline{\text{MR}}$  in applications that require reset to assert when the second voltage falls below its threshold.




Figure 9. Interfacing to µPs with Bidirectional Reset I/O

#### Monitoring a Negative Voltage

Connect the circuit as shown in Figure 8 to use the power-fail comparator to monitor a negative supply rail. PFO stays low when V- is good. When V- rises to cause PFI to be above +1.25V, PFO goes high. By adding the resistors and transistor as shown, a high PFO triggers reset. As long as PFO remains high, the MAX6342/MAX6343/MAX6344 will keep reset asserted. Note that the accuracy of this circuit depends on the PFI threshold tolerance, the VCC line voltage, and the resistors. Also, ensure that the voltage at PFI remains above GND.


## Interfacing to µPs with Bidirectional Reset Pins


#### \_SOT Top Marks

PART	SOT TOP MARK	PART	SOT TOP MARK
MAX6342LUT-T	AACP	MAX6344LUT-T	AADQ
MAX6342MUT-T	AACQ	MAX6344MUT-T	AADR
MAX6342TUT-T	AACR	MAX6344TUT-T	AADS
MAX6342SUT-T	AACS	MAX6344SUT-T	AADT
MAX6342RUT-T	AACT	MAX6344RUT-T	AADU
MAX6342ZUT-T	AACU	MAX6344ZUT-T	AADV
MAX6343LUT-T	AACV	MAX6345LUT-T	AADW
MAX6343MUT-T	AACW	MAX6345MUT-T	AADX
MAX6343TUT-T	AACX	MAX6345TUT-T	AADY
MAX6343SUT-T	AACY	MAX6345SUT-T	AADZ
MAX6343RUT-T	AACZ	MAX6345RUT-T	AAEA
MAX6343ZUT-T	AADA	MAX6345ZUT-T	AAEB

#### Typical Operating Circuit

#### \_Pin Configurations (continued)






**Chip Information** 

TRANSISTOR COUNT: 403

#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2005 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products, Inc.