
Isolated Octal Type 1/3 Digital Input



Absolute Maximum Ratings

V _I , V _{DD} to GND0.3V to +6V	Continuous Power Dissipation (T _A = +70°C)
V _{DD24} to GND0.3V to +70V	TQFN (derate at 27.8mW/°C above +70°C)2222mW
SCLK, CS, SDI, M0, M1 to GND0.3V to +6V	Operating Temperature Range
LATCH, FAULT, READY to GND0.3V to +6V	Ambient Temperature+125°C
REFWB, REFDI to GND0.3V to (V _{DD} + 0.3V)	Junction Temperature+150°C
SDO to GND0.3V to (V _L + 0.3V)	Storage Temperature Range65°C to +150°C
IN1–IN8 to GND40V to +40V	Lead Temperature (soldering, 10s)+300°C
LED1-LED8 to GND0.3V to +6V	Soldering (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 32 TQFN	
Package Code	T3255+6
Outline Number	21-0140
Land Pattern Number	90-0603
THERMAL RESISTANCE, MULTILAYER BOARD	
Junction to Ambient (θ _{JA})	36°C/W
Junction to Case (θ_{JC})	3°C/W

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

DC Electrical Characteristics

 $V_L - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, V_{DD} - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. } C_L = 15 \text{pF. Typical values}$ are at V_L - V_{GND} = +3.3V, V_{DD} - V_{GND} = +3.3V, V_{DD24} - V_{GND} = +24V, IN_ = +24V, and T_A = +25°C. (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLIES							
Logic Supply Voltage	VL			3.0		5.5	V
Logic Supply Current	I _{VL}	CS = V _L , All logic pins static $V_{VL} - V_{GND} = +5.5V$			13	30	μА
Supply Voltage	V _{DD24}	Normal operation		7		65	V
Supply Voltage	V_{DD}	Powered from an external supply		3.0		5.5	V
Supply Current of V _{DD24}	I _{DD24}	V _{DD24} = 24V	IN1-IN8 = 0V, LED1- LED8 = GND, SPI static, REFDI = $7.5k\Omega$, REFWB = $24k\Omega$.		0.6	1.2	mA
Supply Current Powered From V _{DD}	I _{DD}	V _{DD} = 3.3V	IN1–IN8 = 0V, LED1– LED8 = GND, SPI static, REFDI = 7.5 kΩ, REFWB = 24 kΩ.		0.6	1.2	mA

DC Electrical Characteristics (continued)

 $V_L - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, \ V_{DD} - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, \ T_A = -40 ^{\circ}\text{C} \ \text{to } +125 ^{\circ}\text{C}, \ \text{unless otherwise noted}. \ C_L = 15 \text{pF}. \ \text{Typical values} \ \text{are at } V_L - V_{GND} = +3.3 \text{V}, \ V_{DD} - V_{GND} = +3.3 \text{V}, \ V_{DD24} - V_{GND} = +24 \text{V}, \ \text{IN}_{_} = +24 \text{V}, \ \text{and} \ T_A = +25 ^{\circ}\text{C}. \ (\text{Note 1})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD} Undervoltage-Lockout Threshold	V _{UVLO}	V _{DD} rising	2.4		2.9	V
V _{DD} Undervoltage-Lockout Threshold Hysteresis	V _{UVHYST}			0.07		V
V _{DD24} Undervoltage-Lockout Threshold	V _{UVLO24}	V _{DD24} rising	6		6.8	V
V _{DD24} Undervoltage-Lockout Threshold Hysteresis	V _{UVHYST24}			0.5		V
V _L Undervoltage-Lockout Threshold	V _{UVLOVL}	V _L rising	0.9		1.6	V
V _L Undervoltage-Lockout Threshold Hysteresis	V _{UVHYSTVL}			0.07		V
Regulator Output Voltage	V _{DD}	I _{LOAD} = 1mA, V _{DD24} ≥ 7V	3.0	3.3	3.6	V
Line Regulation	dVDD _{LINE}	I _{LOAD} = 1mA, V _{DD24} = 12V to 24V		0		mV
Load Regulation	dVDD _{LOAD}	I _{LOAD} = 1mA to 10mA, V _{DD24} = 24V		4		mV
Regulator Current Capability	I _{DD_CC}				25	mA
Short-Circuit Current	I _{DD24_SC}	V _{DD24} current when V _{DD} shorted to GND	28		50	mA
READY Threshold	V _{READY}	V _{DD} rising, V _{DD24} = 0V	2.4		2.9	V
READY Threshold Hysteresis	V _{READY_HYST}			0.07		V
READY Delay	READY _{DELAY}	V _{DD} valid to READY low		1		ms
SUPPLY ALARMS						
V _{DD24} UV Alarm On/Off	V _{ALRMOFFUV}	Rising V _{DD24} , under voltage			17	V
V _{DD24} UV Alarm Off/On	VALRMONUV	Falling V _{DD24} , under voltage	15			V
Glitch Filter for V _{DD24} UV				3		μs
V _{DD24} VM Alarm On/Off	V _{ALRMOFFVM}	Rising V _{DD24} , missing voltage			13.9	V
V _{DD24} VM Alarm Off/On	VALRMONVM	Falling V _{DD24} , missing voltage	12.1			V
Glitch Filter for V _{DD24} VM				3		μs
TEMPERATURE ALARMS	1					
Overtemperature Alarm 1	T _{ALRM1}	ALRMT1 bit set in FAULT1 register		115		°C
Overtemperature Alarm 2	T _{ALRM2}	ALRMT2 bit set in FAULT1 register		140		°C
Overtemperature Alarm Hysteresis	T _{ALRM_HYS}			10		°C
Thermal-Shutdown Threshold	T _{SHDN}	OTSHDN bit set in FAULT2 register		165		°C
Thermal-Shutdown Hysteresis	T _{SHDN_HYS}			10		°C

DC Electrical Characteristics (continued)

 $V_L - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, V_{DD} - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. } C_L = 15 \text{pF. Typical values are at } V_L - V_{GND} = +3.3 \text{V}, V_{DD} - V_{GND} = +3.3 \text{V}, V_{DD24} - V_{GND} = +24 \text{V}, IN_ = +24 \text{V}, \text{ and } T_A = +25 ^{\circ}\text{C}. \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
WIRE BREAK ALARMS						,	
REF Wire Break Voltage	V _{REFWB}	R _{REFWB} = 5.2 kΩ to 50 kΩ		0.61		V	
Wire Prock Current Pance		R _{REFWB} = 5.2kΩ		470		μA	
Wire Break Current Range	I _{WB}	R _{REFWB} = 50kΩ		48.8		μA	
PCB FAULT ALARMS							
REFWB Pin Short	RWBS	RFWBS bit set in FAULT2 Register		550		μA	
REFWB Pin Open	RWBO	RFWBO bit set in FAULT2 Register		6.6		μA	
REFDI Pin Short Alarm	REFDIS	RFDIS bit set in FAULT2 Register		550		μA	
REFDI Pin Open	REFDIO	RFDIO bit set in FAULT2 Register		6.6		μA	
IC INPUTS (TYPES 1, 2, 3)							
Input Threshold Low-to-High	V _{THP+}	IN1 – IN8			6	V	
Input Threshold High-to-Low	V _{THP-}	IN1 – IN8	4.4			V	
Input Threshold Hysteresis	V _{INPHYST}	IN1 – IN8		0.8		V	
LED On-State Current	I _{LEDON}	$R_{REFDI} = 7.5k\Omega$, $V_{LED} = 3V$	1.5			mA	
DI Leakage, Current Sources	lou Leave	IN1 – IN8 = 36V		73		μA	
Disabled	DI_LEAK	IN1 – IN8 = 24V		42		μA	
FIELD INPUTS							
Current-Limit Setting	I _{CLIM}	$R_{REFDI} = 5.2k\Omega$	3.39			mA	
Current Limit Cotting	CLIM	$R_{REFDI} = 36k\Omega$		0.48	-		
REFDI Pin Voltage	V _{REFDI}	R_{REFDI} = from 5.2kΩ to 36kΩ		0.61		V	
TYPE 1, 3: External Series Resi	stor R = $1.5K\Omega$,	R_{REFDI} = 7.5K Ω , WB detection off, unless ot	herwise no	oted			
Input Current Limit	I _{INLIM}	28V > VINx at the pin > 5V, R _{REFDI} = 7.5kΩ (Note 2)	2.10	2.35	2.60	mA	
Field Input Threshold Low-to-High	V _{INF+}	R_{REFDI} = 7.5kΩ, 1.5kΩ external series resistor			9.9	V	
Field Input Threshold High-to-Low	V _{INF-}	R_{REFDI} = 7.5kΩ, 1.5kΩ external series resistor	7.4			V	
Field Input Threshold Hysteresis	V _{INFHYST}	R_{REFDI} = 7.5kΩ, 1.5kΩ external series resistor		0.9		V	

DC Electrical Characteristics (continued)

 $V_L - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, V_{DD} - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. } C_L = 15 \text{pF. Typical values are at } V_L - V_{GND} = +3.3 \text{V}, V_{DD} - V_{GND} = +3.3 \text{V}, V_{DD24} - V_{GND} = +24 \text{V}, IN_ = +24 \text{V}, \text{ and } T_A = +25 ^{\circ}\text{C}. \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TYPE 2: External Series Resisto	or R = 1K Ω , R _{RE}	$_{\text{FDI}}$ = 5.2KΩ, WB detection off, unless otherw	ise noted			
Input Current Limit	I _{INLIM}	28V > VINx at the pin > 5V,	3.05	3.39	3.71	mA
·	INCIIVI	$R_{REFDI} = 5.2k\Omega$ (Note 2)				
Field Input Threshold Low-to-High	V _{INF+}	R_{REFDI} = 5.2kΩ, 1kΩ external series resistor			9.9	V
Field Input Threshold High-to-Low	V _{INF-}	R_{REFDI} = 5.2kΩ, 1kΩ external series resistor	7.4			V
Field Input Threshold Hysteresis	V _{INFHYST}	R_{REFDI} = 5.2kΩ, 1kΩ external series resistor		0.9		V
		FBP = 1: bypass filtering		2		μs
		FBP = 0, DELAY = 0		0.05		
		FBP = 0, DELAY = 1		0.1		
Input Filter Delay		FBP = 0, DELAY = 2		0.4		
(See bits DELAY[2:0] in FLTx	t _{BOUNCE}	FBP = 0, DELAY = 3		0.8]
Register)		FBP = 0, DELAY = 4		1.6		ms
		FBP = 0, DELAY = 5		3.2		
		FBP = 0, DELAY = 6		12.8		1
		FBP = 0, DELAY = 7	20			
Wire Break Filter Delay	t _{WBD}			20		ms
DYNAMIC CHARACTERISTIC						
Land (INL.) Carralina Data	£	Input Filter Bypass mode		1000		1.11=
Input (IN_) Sampling Rate	f _{IN}	Input Filter Not Bypass mode	200			kHz
Minimum Detectable IN_ Pulse Width	t _{PW}	No external capacitors on pins IN1-IN8 (Note 2)		3		μs
LATCH Delay		Assertion of LATCH or CS until input data is frozen		50		ns
FAULT Minimum Pulse Width	t _{FAULT} PW	FAULT low, pullup 4mA	0.8			μs
INTERFACE LOGIC						
Input Logic-High Voltage	V _{IH}	SCLK, CS, SDI, LATCH , M0, M1 relative to GND	0.7 x V _L			V
Input Logic-Low Voltage	V _{IL}	SCLK, CS, SDI, LATCH, M0, M1 relative to GND			0.3 x V _L	V
Output Logic-High Voltage	V _{OH}	SDO, sourcing 4mA	V _L - 0.4			V
Output Logic-Low Voltage	V _{OL}	SDO, FAULT, READY sinking 4mA			0.4	V
Input Pullup Resistance $\overline{\text{CS}}$, $\overline{\text{LATCH}}$	R _{PU}			195		
Input Pulldown Resistance SCLK, SDI, M1, M0	R _{PD}			195		kΩ

AC Electrical Characteristics

 $V_L - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, V_{DD} - V_{GND} = +3.0 \text{V to } +5.5 \text{V}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. } C_L = 15 \text{pF. Typical values are at } V_L - V_{GND} = +3.3 \text{V}, V_{DD} - V_{GND} = +3.3 \text{V}, V_{DD24} - V_{GND} = +24 \text{V}, \text{ INx} = +24 \text{V}, \text{ and } T_A = +25 ^{\circ}\text{C}. \text{ (Note 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPI CHARACTERISTICS						
SCLK Pulse Width-High	t _{SCLKH}	See Figure 1	20			ns
SCLK Pulse Width-Low	t _{SCLKL}	See Figure 1	20			ns
SCLK Clock Period	t _{SCLK}	See Figure 1	100			ns
SCLK Clock Frequency	f _{SCLK}				10	MHz
CS Pulse Width	t _{CSBPW}	See Figure 1	20			ns
SDI-to-SCLK Setup Time	t _{DINSU}	See Figure 1	5			ns
SDI-to-SCLK Hold Time	t _{DINH}	See Figure 1	15			ns
CS-Fall-to-SCLK-Rise Time	t _{CLK_SU}	See Figure 1	80			ns
SCLK-Rise-to-CS-Rise Time	t _{CSBH}	Rising edge of SCLK to rising edge of CS (Figure 1)	40			ns
SDO Enable Time	t _{CSB_SDOVALID}	CS falling to SDO valid (Figure 1)			50	ns
SDO Disable Time	t _{CSB_SDOTRI}	CS rising to SDO tri-state (Figure 1)			50	ns
Output Data Propagation Delay	t _{DO}	SCLK falling edge-to-SDO valid (Figure 1)			50	ns
Rise/Fall Time SDO	t _{R/F}	SDO 10% to 90% rising, 90% to 10% falling		4		ns

Note 1: All units are production tested at T_A = 25°C. Specifications over temperature are guaranteed by design. Note 2: External resistor R_{REFDI} is selected to set any desired current limit between 0.5mA and 3.4mA.






Figure 1. SPI Timing Diagram


ESD and **EMC** Characteristics


PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
	Line-to-Line	IEC 61000-4-5, 1.2/50 μ s pulse, minimum 1k Ω resistor in series with IN1–IN8	±2	
Surge	Line-to-Ground	IEC 61000-4-5, 1.2/50 μ s pulse, minimum 1k Ω resistor in series with IN1–IN8	±1	
	Human Body Model	All pins	±2	kV
ESD	Contact	IEC 61000-4-2, minimum 1k Ω resistor in series with IN1–IN8	±8	
	Air Gap	IEC 61000-4-2, minimum 1k Ω resistor in series with IN1–IN8	±15	


Typical Operating Characteristics


















Typical Operating Characteristics (continued)





Typical Operating Characteristics (continued)






















Typical Operating Characteristics (continued)



















Pin Configurations



Pin Description

PIN	NAME	FUNCTION
POWER SUPPLY	1	
16	VL	Logic Interface Supply, 3.0V to 5.5V. Bypass to GND with a $0.1\mu F$ capacitor in parallel with a $1\mu F$ capacitor.
25, 32	GND	Ground return for all data inputs and the field power supply.
30	V _{DD24}	24V field supply. Bypass to GND with 0.1μF capacitor in parallel with 1μF capacitor.
31	V _{DD}	3.3V Output from integrated LDO when powered from V_{DD24} , or 3.0 - 5.5V Supply Input when V_{DD24} not driven. Bypass to GND with 0.1µF capacitor in parallel with 1µF capacitor. If powering MAX22190 from an external supply, leave V_{DD24} unconnected.
EP	_	Exposed Pad. Connect to GND. Solder entire exposed pad area (EP = exposed pad on back of package) to ground plane for best thermal performance.
SPI INTERFACE		
9	CS	Chip-Select Input. Assert low to latch input states and enable the SPI interface.
10	SCLK	Serial Clock Input.
11	SDI	Serial Data Input. Data is clocked into SDI on the rising edge of SCLK.
12	LATCH	LATCH and CS control the data latch at the input of the serializer (after the inputs). The latch is transparent when both CS and LATCH are high. The data at the input of the serializer is frozen on the falling edge of either LATCH or CS. LATCH is typically used to synchronize input timing across multiple MAX22190s.
13	SDO	Serial Data Output. Data is updated on the falling edge of SCLK. When $\overline{\text{CS}}$ is high SDO is high-Z.
14	FAULT	Active-Low Fault Indicator. Open-drain output, FAULT goes low to indicate that one or more of the flags in the FAULT registers have been set. The faults are: Supply Monitors, Temperature Monitors, CRC error, wire-break errors, short or open at REFDI or REFWB pins.
15	READY	Open-Drain Output. READY goes low indicating that MAX22190 is powered and ready for operation.
CONFIGURATION	N PINS	
26	REFWB	Wire-Break Current-Limit Reference Resistor. Connect a resistor from REFWB to GND to set Wire-Break threshold.
27	REFDI	Digital Input Current-Limit Reference Resistor. For 24V Type 1 and Type 3 inputs, place a 7.5kΩ resistor from REFDI to GND.
28	MO	
29	M1	SPI Control Mode. See <u>Table 1</u> for details.
INPUT PINS		
1, 3, 5, 7, 18, 20, 22, 24	IN1–IN8, respectively	Field inputs. For type 1 and type 3 inputs, place a $1.5k\Omega$ resistor between the field input and IN Capacitors for filtering should not be connected to the IN_ pins. See the <u>Surge Protection of Field Inputs</u> section for further information.
2, 4, 6, 8, 17, 19, 21, 23	LED1-LED8, respectively	Energyless LED Driver Outputs. Connect to GND if LEDs are not used.

Functional/Block Diagram



Detailed Description

The MAX22190 senses the state (on, high or off, low) of eight digital inputs. The voltages at the IN1–IN8 input pins are compared against internal references to determine whether the sensor is on (logic 1) or off (logic 0). All eight inputs are simultaneously latched by the assertion of either $\overline{\text{LATCH}}$ or $\overline{\text{CS}}$, and the data made available in a serialized format through the SPI interface. Placing a 7.5k Ω current-setting resistor between REFDI and GND, and a 1.5k Ω or 1k Ω resistor between each field input and the corresponding IN_ input pin ensures that the current at the ON and OFF trip points as well as the voltage at the trip points satisfy the requirements of IEC 61131-2

for Type 1 and Type 3 inputs. The current sunk by each input pin rises linearly with input voltage until the level set by the current limiter is reached; any voltage increase beyond this point does not increase the input current. Limiting the input current ensures compliance with IEC 61131-2 while significantly reducing power dissipation compared to traditional resistive inputs.

The current-setting resistor R_{REFDI} can be calculated using this equation:

RREFDI = 17.63V/INLIM




Figure 2. Switching Characteristics for IEC61131-2 Type 1, 2, and 3 24VDC Digital Inputs

Input Filters

Each input (IN1-IN8) has a programmable filter and input data may be filtered to reduce noise, or it may be read directly for more rapid response. The input is sampled and data is updated at 1MHz (typ) when the input filter is disabled. When the digital filter is enabled, the input is sampled at 200kHz (typ). Bit FBP in the corresponding FLTx register is used to bypass the filter or to enable the filter. One of eight filter delays (50µs, 100µs, 400µs, 800µs, 1.6ms, 3.2ms, 12.8ms, 20ms) may be independently selected for each channel. Noise rejection is accomplished through a no-rollover up-down counter where the state of the field input controls the counting direction (up or down), the filter uses an up-down counter fed by a 200kHz clock. If the input is high, it counts up; if the input is low, it counts down. The filter output is updated when the counter hits the upper or lower limit, with the upper limit depending on the selected filter delay and the lower limit being zero regardless of the filter delay. The low-to-high transition of the filter occurs when the counter reaches the upper limit. The high-to-low transition occurs when the counter reaches the lower limit. There is no rollover; counting simply stops when the upper or lower limit is hit. The filter delay is the time it takes to reach the upper/lower limit in response to a step input when the counter starts from the lower/upper limit. If the input is not a step function, but is bouncing, as shown in Figure 3, the output changes state after a total delay of:

Total Delay = Filter Delay + $2 \times$ (Total Time at the Old State) In the example in Figure 3, the filter has a nominal delay of 1.6ms, and the input returns high for two 0.2ms periods after the first transition from high to low. These transitions back to the high state extend the time before the output of the filter switches. Total Delay = $1.6ms + 2 \times (0.2ms + 0.2ms) = 2.4ms$.




Figure 3. MAX22190 Digital Filter

Wire-Break Detection

Each input (IN1 - IN8) includes a second threshold comparator that can be individually enabled to verify the integrity of field wiring. The comparator senses the presence of the small input current produced by a two wire proximity sensor in its open state, or the current from an open switch with a diagnostic resistor placed across it. The wire-break current threshold is set by placing a resistor between REFWB and GND, and is adjustable from 50μA to 470μA. If this current is missing, due to an open wire or a wire shorted to GND, the comparator trips, and after filtering, sets a corresponding sticky bit in the WB register. Bits in this register remain set until the register is read, which automatically clears all bits in the register. All wire-break detectors include a fixed 20ms filter, and like the input data, the input to the WB latch is frozen when either CS or LATCH is held low. The eight wire-break flags are ORed together to produce the WBG flag in the FAULT1 register. This flag remains set until all flags in the WB register have been cleared.

The wire-break threshold resistor R_{REFWB} can be calculated using this equation:

RRFFWB = 2.44V / IWB

Energyless LED Drivers

When IN_ is determined to be on, its input current is diverted to the LED pin and flows from that pin to GND. Placing an LED between LED_ and GND provides an indication of the input state without increasing overall power dissipation. If the indicator LEDs are not used, connect LED_ to GND.

Fault Detection and Monitoring

FAULT is an open-drain output that can be wire ORed with the other open-drain outputs and used to notify the host processor of a fault. When enabled, FAULT goes low to indicate that one or more of the flags in the FAULT1

register have been set. These faults are: VDD24 low voltage alarm (24VL), V_{DD24} voltage missing alarm (24VM), overtemperature alarm 1 (ALRMT1), overtemperature alarm 2 (ALRMT2), CRC error detected on the previous SPI frame (CRC), Power-On-Reset event (POR), wire-break group error detected (WBG), and sources from FAULT2 register. Enable bits in the FAULT1EN and FAULT2EN registers select which flags in the FAULT1 and FAULT2 registers asserts the FAULT pin. The enable bits do not affect the flags in the FAULT1 register, they only affect the FAULT pin. Flags ALRMT1, ALRMT2, 24VL, and 24VM in the FAULT1 register are latched; they remain set until read even if the fault goes away. WBG is equivalent to the ORed output of the individual wire-break flags WB[7:0] which are latched until cleared by reading the WB register. CRC is not latched, but remains set until an uncorrupted SPI frame is received.

The STK bit in the GPO register configures the FAULT pin to be sticky or to clear when the fault is removed. For example: if a low voltage condition on V_{DD24} is detected, the 24VL bit in the FAULT1 register is set and FAULT asserts low provided bit 24VLE in the FAULT1EN register is set. If V_{DD24} then returns to normal levels, the 24VL bit in the FAULT1 register remains set until read; however the state of FAULT pin depends on configuration bit STK. If STK = 0, the \overline{FAULT} pin is not sticky and clears when the fault goes away even though the 24VL bit remains set. If STK = 1, then \overline{FAULT} pin reflects the state of the bit in the FAULT1 register and remains set until the bit is cleared by reading the FAULT1 register. The minimum pulse width for FAULT pin asserting low is 1µs typical. This ensures adequate time for the assertion of FAULT to be recognized by the host even if the fault was present for a shorter time.

The power-on default for the FAULT1EN register is to enable CRC and POR. FAULT pin is in the non-sticky mode.

Clearing Bits in FAULT1 Register

24VL and 24VM sticky (or latched) bits in the FAULT1 register may be read and cleared either through a direct read of the FAULT1 register, or through a SPI mode 0 or mode 2 read or write command if bit 24VF in the CFG register is equal to 0. SPI modes 0 and 2 transactions read and clear bits 24VL, and 24VM (Table 3). This valid SPI transaction also clears the CRC bit. Note that the CRC bit is only active in modes 0 and 2 since this is the only time a CRC test is performed. The WBG bit in the FAULT1 register is the real-time ORed value of bits WB[7:0] in the WB register and the WBG bit is not cleared by reading the FAULT1 register. Reading the bits in the WB register clears the WB register and for convenience also clears the WBG bit in the FAULT1 register.

CRC Generation

In SPI interface modes 0 and 2, five CRC bits can be used to check data integrity during transfer between the device and an external microcontroller. In applications where the integrity of data transferred is not of concern, the CRC bits can be disabled by operating in SPI modes 1 and 3. The CRC uses the following polynomial:

$$P(x) = x^5 + x^4 + x^2 + x^0$$

The 5-bit CRC value is calculated using the first 19 data bits padded with the 5-bit initial word 00111. The 5-bit CRC result is then appended to the original data bits to create the 24-bit SPI data frame. When the MAX22190

receives a data frame with a CRC error, the CRC error flag (CRC) in the FAULT1 register is set and, if CRCE is set, FAULT pin is asserted. The CRC bit is not sticky, but does remain set until an error-free frame is received. SPI commands within a corrupted frame are ignored.

SPI Interface

The MAX22190 has an SPI compatible interface used to read input data, read diagnostic data, and configure all of the registers. Each configuration register can be read back to ensure proper configuration. The interface can be operated in one of four modes as controlled by the strapping inputs M0 and M1. Asserting \overline{CS} low latches the state of all inputs and enables the SPI interface. For all modes, data at the SDI input is sampled on the rising edge of SCLK and data at SDO is updated on the falling edge of SCLK. The MSB ($\overline{READ}/WRITE$ bit) is always the first bit of the SPI frame. Transitions of SCLK while \overline{CS} is deasserted (high) are ignored. SCLK must idle low when \overline{CS} is asserted

Table 1. SPI Interface Modes

MODE	M1: M0	FRAME LENGTH	CRC	DAISY CHAIN
0	0 0	24-bit	Yes	No
1	0 1	16-bit	No	No
2	1 0	24-bit	Yes	Yes
3	11	16-bit	No	Yes




Figure 4. SPI Communication Example

SPI Protocol

The serial output of the device adheres to the SPI protocol, running with CPHA = 0 and CPOL = 0. In all modes, the first 8-bits clocked out of SDO after $\overline{\text{CS}}$ is asserted are data bits showing the status of inputs IN8 – IN1; this allows for rapid and convenient retrieval of the primary data. For write operations in Modes 0 and 1, the next 8-bits clocked out of SDO are the status bits of the WB (wire-break) register. This is true even if wire-break detection is not enabled, in which case all bits are 0. For reads in Modes 0 and 1, the second 8 bits are the data from the specified register.

Modes 2 and 3 are more complex, since the content of the second byte is determined by the previous instruction. For non-daisy-chain compatible modes (Modes 0 and 1), the read instruction is decoded on-the-fly as the SPI frame is clocked in. The instruction is immediately executed and data from the specified register is clocked out in the same SPI frame. This is convenient and quick, but not compatible with daisy-chaining. When daisy-chaining, each unit does not know which portion of the bit stream it should decode until \overline{CS} is deasserted (the frame is finished). To accommodate this, all daisy-chainable read instructions require two SPI frames. The first frame contains the read instruction and register address. The second frame returns the register data as the second byte of the frame. This is true regardless of the instruction being clocked in during the second frame.

LATCH is used to simultaneously capture the input states of different MAX22190s that are not controlled by the same CS. This could be multiple MAX22190s in the same module, or MAX22190s in different modules.

Clock Count for Multiples of 8

For each SPI cycle (between \overline{CS} going low and going high), the device counts the number of SCLK pulses. If it is not a multiple of 8, the SPI input data is discarded and bit FAULT8CK is set in the FAULT2 register.

SPI Power Status

Only the SPI port buffers are powered from the V_L supply; internal SPI circuits are powered from the V_{DD} supply. Both V_{DD} and V_L must be valid for SPI communication to take place. In addition to powering the SPI circuits, V_{DD} also sustains the SPI memory (configuration and status registers). If power is being supplied through V_{DD24} , then an auxiliary supply for the memory is also available. The auxiliary supply only sustains memory, it does not allow SPI communication. The auxiliary supply takes over if V_{DD} is lost due to external loading or due to a thermal shutdown event. When the event is over, the device configuration is maintained and fault information is available in the FAULT registers. Refer to Table 2 for power requirement for SPI communication and register map configuration.

Table 2. SPI Port Power Status

V _{DD24}	V _{DD}	VL	SPI REGISTER MAP CONFIGURATION	SPI PORT COMMUNICATION
Valid	Valid	Valid	Configuration and fault data maintained	Normal Operation
Not Valid	Valid	Valid	Configuration and fault data maintained	Normal Operation
Valid	Not Valid	X	Configuration and fault data maintained	CS ignored, SDO is High-Z
Х	Valid	Not Valid	Configuration and fault data maintained	CS ignored, SDO is High-Z
Not Valid	Not Valid	X	Configuration and fault data lost	CS ignored, SDO is High-Z

Daisy-Chaining

For systems with more than eight sensor inputs, multiple devices can be daisy-chained to allow access to all data inputs through a single serial port. When using a daisy-chain configuration, connect MOSI to SDI of the first device in the chain. Connect MISO to SDO of the last device in the chain. For all middle links, connect SDI to SDO of the previous device and SDO to SDI of the next

device. $\overline{\text{CS}}$ and SCLK of all devices in the chain should be connected together in parallel, see $\underline{\text{Figure 5}}$ which illustrates a 16-input application for daisy-chaining and $\underline{\text{Figure 6}}$, which shows SPI timing.




Figure 5. SPI Daisy-Chain Operation




Figure 6. SPI Timing Diagram Daisy-Chain

Configuration Flowchart

The MAX22190 powers on with default register settings and can be used in default mode to read the data inputs, or it can be configured to match the individual application requirements. Before any register access for configuration or reading data, the MCU needs to wait until READY goes low indicating that the MAX22190 is powered up and ready for use. Next, the MCU needs to clear the FAULT pin that asserts low after every power-up event due to the default state (high) of the POR flag.

Default Mode: (Power-up mode) In this mode, the Wire-Break (WB) function is disabled, all input channel filters (FLTx) are set to BYPASS, all input channels are enabled, and all fault sources are disabled on FAULT pin except the CRC and POR flags. Upon power-up, the POR flag is set to 1. If the FAULT pin is being used, then a write operation must be performed to the FAULT1 register to reset POR to 0 for normal operating conditions. Now the MAX22190 can be polled to read data from DI register to show the logic state of the 8 input channels.

Configurable Mode: The MAX22190 can be configured for different parameters based upon the application requirements. The MCU can write to the various registers to set the options for Wire-Break, Input Channel Filters, enabling different Fault Sources, or disabling specific Input Channels. In addition, the user can enable features such as detecting a short on pin REFDI and making FAULT pin sticky or not. Once the configuration is complete, the MAX22190 can be polled to read from DI register to show the logic state of the 8 input channels.

FAULT Asserted: The MAX22190 uses the open-drain FAULT pin to indicate to the MCU that a Fault has occurred, often by using this pin to trigger an interrupt function within the MCU. The MCU can determine the source of the fault by reading regsiter FAULT1. If bit 5 of FAULT1 is set, then register FAULT2 is indicating a fault and FAULT2 must also be read. Reading the FAULT_register clears the fault flag, unless the fault condition persists, which would immediately reset the flag.




Figure 7. MAX22190 Configuration Flowchart

Table 3. SPI Frames for SPI Modes

Mode 0: M1 = 0, M0 = 0

Write

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits	000 Fill Data 3-bits		ata	CRC from Host 5-bits	LSB
SDO	Input d	ata: IN8 – IN1 8-bits	WB data: WB7 – WB0 8-bits	24VL	24VM	WBG	CRC from MAX2 5-bits	2190

Read

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits	00	00 Fill Da 3-bits	ıta	CRC from Host 5-bits	LSB
SDO	'	ta: IN8 – IN1 3-bits	Register Data: D7 – D0 8-bits	24VL	24VM	WBG	CRC from MAX2: 5-bits	2190

Mode 1: M1 = 0, M0 = 1

Write

SDI	MSB = 1	Register Address	Write Data
	1-bit	7-bits	8-bits
SDO	Input da	ata: IN8 – IN1 8-bits	WB data: WB7 – WB0 8-bits

Read

SDI	MSB = 0	Register Address	00000000 Fill Data
	1-bit	7-bits	8-bits
SDO		ata: IN8 – IN1 8-bits	Register Data: D7 – D0 8-bits

Mode 2: M1 = 1, M0 = 0

Write - Preceding frame was a write or no-op

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits	00	00 Fill Da 3-bits	ta	CRC from Host 5-bits	LSB
SDO		ta: IN8 – IN1 3-bits	WB data: WB7 – WB0 8-bits	24VL	24VM	WBG	CRC from MAX2 5-bits	2190

Write - Preceding frame was a read

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits	00	00 Fill Da 3-bits	ta	CRC from Host 5-bits	LSB
SDO	1	ta: IN8 – IN1 3-bits	Register Data: D7 – D0 8-bits	24VL	24VM	WBG	CRC from MAX22 5-bits	2190

Read - Preceding frame was a write or no-op

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits	0(00 Fill Da 3-bits	ta	CRC from Host 5-bits	LSB
SDO	'	ta: IN8 – IN1 3-bits	WB data: WB7 – WB0 8-bits	24VL	24VM	WBG	CRC from MAX2 5-bits	2190

Table 3: SPI Frames for SPI Modes (continued)

Read - Preceding frame was a read

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits	00	00 Fill Da 3-bits	ta	CRC from Host 5-bits	LSB
SDO	'	ta: IN8 – IN1 3-bits	Register Data: D7 – D0 8-bits	24VL	24VM	WBG	CRC from MAX22 5-bits	2190

Mode 3: M1 = 1, M0 = 1

Write - Preceding frame was a write or no-op

SDI	MSB = 1	Register Address	Write Data
	1-bit	7-bits	8-bits
SDO	Input da	ata: IN8 – IN1 8-bits	WB data: WB7 – WB0 8-bits

Write - Preceding frame was a read

SDI	MSB = 1	Register Address	Write Data
	1-bit	7-bits	8-bits
SDO	Input d	ata: IN8 – IN1 8-bits	Register Data: D7 – D0 8-bits

Read - Preceding frame was a write or no-op

SDI	MSB = 0	Register Address	00000000 Fill Data
	1-bit	7-bits	8-bits
SDO	Input da	ata: IN8 – IN1 8-bits	WB data: WB7 – WB0 8-bits

Read - Preceding frame was a read

SDI	MSB = 0	Register Address	00000000 Fill Data
	1-bit	7-bits	8-bits
SDO	Input da	ata: IN8 – IN1 8-bits	Register Data: D7 – D0 8-bits

Notes:

SDI - CRC generated by external device such as MCU, Data D7 - D0 clocked out from MCU

SDO - CRC generated by MAX22190, Data D7 - D0 clocked out from MAX22190 Register

NO-OP - No Operation, i.e. write cycle with no valid data to specified address

Write Cycle – DI[7:0] and WB[7:0] are from internal latches, whose outputs are frozen when \overline{CS} or \overline{LATCH} goes low. Bits 24VL, 24VM and WBG are frozen by \overline{CS} going low but not by \overline{LATCH} .

Read Cycle – D7 - D0 are the register data addressed through SDI. Bits 24VL, 24VM, and WBG reflect the corresponding bits in the FAULT1 register.

Input Channel pins are numbered IN1 - IN8, so input IN1 maps to bit DI0, input IN2 to bit DI1 and input IN8 to bit DI7

Table 4. Register Map

REGISTER	ADDRESS	SYMBOL	TYPE	POR (DEFAULT)	7	9	2	4	ო	7	-	0
Wire Break	400	WB	COR	400	WB7	WB6	WB5	WB4	WB3	WB2	WB1	WB0
Digital Input	02h	П	ď	00h	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DIO
Fault 1	04h	FAULT1	MIXED	46h	CRC	POR	FAULT2	ALRMT2	ALRMT1	24VL	24VM	WBG
Filter IN1	190	FLT1	RW	08h	0	0	0	WBE	FBP		DELAY[2:0]	
Filter IN2	08h	FLT2	RW	08h	0	0	0	WBE	FBP		DELAY[2:0]	
Filter IN3	0Ah	FLT3	RW	08h	0	0	0	WBE	FBP		DELAY[2:0]	
Filter IN4	0Ch	FLT4	RW	08h	0	0	0	WBE	FBP		DELAY[2:0]	
Filter IN5	0Eh	FLT5	RW	08h	0	0	0	WBE	FBP		DELAY[2:0]	
Filter IN6	10h	FLT6	RW	08h	0	0	0	WBE	FBP		DELAY[2:0]	
Filter IN7	12h	FLT7	RW	08h	0	0	0	WBE	FBP		DELAY[2:0]	
Filter IN8	14h	FLT8	RW	08h	0	0	0	WBE	FBP		DELAY[2:0]	
Configuration	18h	CFG	RW	400	0	0	0	24VF	CLRF	0	0	REFDI_ SH_ENA
Input Enable	1Ah	NEN	RW	FFh	CH[7]	CH[6]	CH[5]	CH[4]	CH[3]	CH[2]	CH[1]	CH[0]
Fault 2	1Ch	FAULT2	COR	02h	0	0	FAULT8CK	OTSHDN	RFDIO	RFDIS	RFWBO	RFWBS
Fault 2 Enables	1Eh	FAULT2EN	RW	00h	0	0	FAULT8CKE OTSHDNE	OTSHDNE	RFDIOE	RFDISE	RFWBOE	RFWBSE
GPO	22h	GPO	RW	00h	STK	0	0	0	0	0	0	0
Fault 1 Enables	24h	FAULT1EN	RW	COh	CRCE	PORE	FAULT2E	ALRMT2E ALRMT1E	ALRMT1E	24VLE	24VME	WBGE
No-Op	26h	NOP	AN	ı	Dum	my registe attempl	Dummy register. Contents of registers DI and WB are clocked out normally during attempted SPI writes to this register. Useful for Daisy-Chain mode.	registers DI to this regist	and WB are ter. Useful fo	clocked or or Daisy-Ch	ut normally o	during

Register Type Legend:

R: Read only
RW: Read and Write
COR: Clear-On-Read
MIXED: Some bits are Clear-On-Read type, others are cleared differently. See bit descriptions for details.

Register Detailed Description

WB (Clear-On-Read)

Address = 0x00Default = 0x00

BIT	NAME	DESCRIPTION
7:0	WB[7:0]	O: No Wire-Break condition detected for channel x 1: Wire-Break condition detected for channel x Wire-break status for each channel. The bit remains high even if the wire-break condition disappears and is only cleared upon reading the register. Not cleared if the wire-break condition is still present upon reading the register.

Note: Input Channels are numbered IN1–IN8, so IN1 maps to WB0, IN2 to WB1... and IN8 to WB7.

DI (Read)

Address = 0x02Default = 0x00

BIT	NAME	DESCRIPTION
7:0	DI[7:0]	0: Channel x is driven low 1: Channel x is driven high Digital input state. DI_ is the state of the corresponding input pin.

Note: Input Channels are numbered IN1-IN8, so IN1 maps to DI0, IN2 to DI1... and IN8 to DI7.

FAULT1 (Mixed)

Address = 0x04

Default = 0x46

BIT	NAME	DESCRIPTION
7	CRC	0: The last received SPI frame was not corrupted 1: The last received SPI frame was corrupted It is not cleared upon read, but when an uncorrupted SPI frame is received. CRC is only active in SPI Interface Modes 0 and 2
6	POR	O: Normal operating conditions 1: POR event has reset the register map to its power-on-reset state This bit is cleared only if the user writes "0" to it. The other bits in this register are unaffected by the write access.
5	FAULT2	0: An enabled bit in the FAULT2 register is not set 1: An enabled bit in the FAULT2 register is set This bit is cleared on read only if the FAULT2 register is cleared or the bit is disabled.
4	ALRMT2*	0: Temperature Alarm 2 threshold has not been exceeded 1: Temperature Alarm 2 threshold has been exceeded Cleared upon reading this register.
3	ALRMT1*	0: Temperature Alarm 1 threshold has not been exceeded 1: Temperature Alarm 1 threshold has been exceeded Cleared upon reading this register.
2	24VL*	0: 24V supply is normal (above the 24VL threshold) 1: 24V supply is low (below the 24VL threshold) Cleared upon reading this register. If bit 4 in CFG Register (24VF) is 0, 24VL can also be cleared after any SPI transaction while operation in modes 0 or 2.

BIT	NAME	DESCRIPTION
1	24VM*	0: 24V supply is normal (above the 24VM threshold) 1: 24V supply is missing (below the 24VM threshold) Cleared upon reading this register. If bit 4 in CFG Register (24VF) is 0, 24VM can also be cleared after any SPI transaction while operation in modes 0 or 2.
0	WBG	0: No bit in the WB register is set 1: One or more bits in the WB register are set Cleared upon reading the WB register.

^{*}These flags are "latched" and they remain set until read even if the fault goes away, and are not cleared if the fault condition is still present when the register is read.

FLT1 to FLT8 (Read/Write)

Address = 0x06 - 0x14 (increments of 2)

Default = 0x08

BIT	NAME	DESCRIPTION
7:5	0	Reserved
4	WBE	0: Wire-Break detection is disabled for channel x 1: Wire-Break detection is enabled for channel x If WBE = 0 the corresponding WBx bit is always low and the WB detection circuits for channel x are off. The REFWB resistor on pin REFWB can be removed if the WBE bits of all the channels are low. The RFWBO bit in the FAULT2 register is set if WBE bits of all channels are low.
3	FBP	Programmable filter on INx is used Programmable filter on INx is bypassed
2:0	DELAY[2:0]	Programmable filter values for INx (the WBx filter value is 20ms and is not programmable). DELAY[2:0] = 000 = 50μs DELAY[2:0] = 001 = 100μs DELAY[2:0] = 010 = 400μs DELAY[2:0] = 011 = 800μs DELAY[2:0] = 100 = 1.6ms DELAY[2:0] = 101 = 3.2ms DELAY[2:0] = 110 = 12.8ms DELAY[2:0] = 111 = 20ms

CFG (Read/Write)

Address = 0x18Default = 0x00

BIT	NAME	DESCRIPTION
7:5	0	Reserved
4	24VF	0: Flags 24VL and 24VM are cleared after any full frame SPI transaction or by reading the FAULT1 register 1: 24VL and 24VM are cleared only by reading the FAULT1 register Only affects SPI modes 0 and 2.
3	CLRF	0: Filters (INx and WBx) operate normally 1: All the filters (INx and WBx) are fixed at the mid-scale value for the chosen delay The filters resume normal operation when CLRF is cleared.
2:1	0	Reserved
0	REFDI_ SH_ENA	Disables the detection of a short-circuit condition on the REFDI pin Enables the detection of a short-circuit condition on the REFDI pin

INEN (Read/Write)

Address = 0x1A Default = 0xFF

BIT	NAME	DESCRIPTION
7:0	CH[7:0]	0: CH[x] = 0, INx is disabled and the current source is set to 0mA and the DIx bit in the DI register is set to 0. 1: CH[x] = 1, INx is enabled

Note: Input channels are numbered IN1-IN8, so IN1 maps to CH0, IN2 to CH1... and IN8 to CH7.

FAULT2 (Clear-On-Read)

Address = 0x1CDefault = 0x02

	OXOZ	
BIT	NAME	DESCRIPTION
7:6	0	Reserved
5	FAULT8CK	SPI receives a number of clock pulses equal to a multiple of eight, valid transaction SPI receives a number of clock pulses not equal to a multiple of eight, the SPI command is rejected
4	OTSHDN	O: Normal operating conditions : Overtemperature shutdown (the safe operating temperature has been exceeded). Overtemperature Shutdown: all inputs and LED drivers are turned off to reduce power dissipation and protect the device. The SPI interface and internal regulator remain active and if the temperature continues to rise, the regulator will be turned off.
3	RFDIO	O: Normal operating conditions 1: Open condition is detected on the REFDI pin This bit remains 1 even if the fault condition disappears and is cleared upon reading this register. This bit is 1 when thermal shutdown happens, because REFDI function turns off in thermal shutdown. No action on the input channels when this condition occurs.
2	RFDIS	O: Normal operating conditions 1: Short condition is detected on the REFDI pin The bit remains 1 even if the fault condition disappears and is cleared upon reading this register. All the input channels are disabled as long as the short condition on REFDI is present.

BIT	NAME	DESCRIPTION
1	RFWBO	O: Normal operating conditions 1: Open condition is detected on the REFWB pin This bit remains 1 even if the fault condition disappears and is cleared upon reading this register. This bit is 1 when thermal shutdown happens, because REFWB function turns off in thermal shutdown. This bit is 1 after power-on-reset when all input channels' wire-break detection functions are off. No action on the input channels when this condition occurs and one or more channels' wire-break function is enabled.
0	RFWBS	O: Normal operating conditions 1: Short condition is detected on the REFWB pin This bit remains 1 even if the fault condition disappears and is cleared upon reading this register. No action on the input channels when this condition occurs and one or more channels' wire-break function is enabled.

FAULT2EN (Read/Write)

Address = 0x1EDefault = 0x00

BIT	NAME	DESCRIPTION
7:6	0	Reserved
5	FAULT8CKE	0: Disable bit FAULT2 in FAULT1 Register 1: Enable bit FAULT2 in FAULT1 register to be set when FAULT8CK is high
4	OTSHDNE	0: Disable bit FAULT2 in FAULT1 Register 1: Enable bit FAULT2 in FAULT1 register to be set when OTSHDN is high
3	RFDIOE	0: Disable bit FAULT2 in FAULT1 Register 1: Enable bit FAULT2 in FAULT1 register to be set when RFDIO is high
2	RFDISE	0: Disable bit FAULT2 in FAULT1 Register 1: Enable bit FAULT2 in FAULT1 register to be set when RFDIS is high
1	RFWBOE	0: Disable bit FAULT2 in FAULT1 Register 1: Enable bit FAULT2 in FAULT1 register to be set when RFWBO is high
0	RFWBSE	0: Disable bit FAULT2 in FAULT1 Register 1: Enable bit FAULT2 in FAULT1 register to be set when RFWBS is high

GPO (Read/Write)

Address = 0x22Default = 0x00

BIT	NAME	DESCRIPTION
7	STK	0: FAULT pin is not sticky. FAULT condition is determined by the logical OR of the unmasked real-time FAULT1 register sources, and not the FAULT1 register bits. 1: FAULT pin is sticky. If at least one bit in the FAULT1 register is set and unmasked, FAULT remains low until FAULT1 register is read (Figure 8).
6:0	0	Reserved

FAULT1EN (Read/Write)

Address = 0x24Default = 0xC0

BIT	NAME	DESCRIPTION
7	CRCE	0: FAULT pin is not asserted when CRC is 1 1: FAULT pin is asserted when CRC is 1
6	PORE	0: FAULT pin is not asserted when POR is 1 1: FAULT pin is asserted when POR is 1
5	FAULT2E	0: FAULT pin is not asserted when FAULT2 is 1 1: FAULT pin is asserted when FAULT2 is 1
4	ALRMT2E	0: FAULT pin is not asserted when ALRMT2 is 1 1: FAULT pin is asserted when ALRMT2 is 1
3	ALRMT1E	0: FAULT pin is not asserted when ALRMT1 is 1 1: FAULT pin is asserted when ALRMT1 is 1
2	24VLE	0: FAULT pin is not asserted when 24VL is 1 1: FAULT pin is asserted when 24VL is 1
1	24VME	0: FAULT pin is not asserted when 24VM is 1 1: FAULT pin is asserted when 24VM is 1
0	WBGE	0: FAULT pin is not asserted when WBG is 1 1: FAULT pin is asserted when WBG is 1

NOP (N/A)

Address = 0x26 Default = N/A

BIT	NAME	DESCRIPTION	
7:0	NOP[7:0]	Dummy register. DI[7:0] and WB[7:0] bits are clocked out normally during attempted writes to this register. Useful for Daisy-Chain mode.	

Applications Information

Power Supply Sequencing

The MAX22190 does not require special power supply sequencing. The SPI interface logic level (V_L) is set independently from the field supply (V_{DD24}) or LDO output (V_{DD}) levels.

Power Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_{DD24} , V_L , and V_{DD} with $0.1\mu F||1\mu F$ ceramic capacitors to GND, respectively. Place the bypass capacitors as close as possible to the power supply input pins.

Powering the MAX22190 With the V_{DD} Pin

The MAX22190 can alternatively be powered using a 3.0 - 5.5V supply connected to the V_{DD} pin. In this case a 24V supply is no longer needed and the V_{DD24} pin must be left unconnected. This configuration has lower power consumption and heat dissipation since the on-chip LDO voltage regulator is disabled (the V_{DD24} undervoltage lockout is below threshold and automatically disables the LDO).

In this configuration, the device always indicates a "24V FAULT" due to bits 24VL and 24VM in the FAULT1 register, and the FAULT pin is always active (low) if the bits are enabled in the FAULT1EN register. To overcome this, set bits 24VLE and 24VME in the FAULT1EN register to 0.

PCB Layout Recommendations

The PCB designer should follow some critical recommendations in order to get the best performance from the design.

- Keep the input/output traces as short as possible. Avoid using vias to make low-inductance paths for the signals.
- Have a solid ground plane underneath the entire EP area with multiple thermal vias for best thermal performance.

Isolating the SPI Interface

A companion product, the MAX14483, is available which is optimized to support the MAX22190. The MAX14483 is an 6-channel, 3.75kV_{RMS}, low-power Digital Isolator ideal for interfacing to low-voltage products such as microcontrollers or FPGAs. Figure 9 demonstrates daisychain operation, showing SPI signals, control signals, and power monitoring signals isolated between the "field" and "logic" sides of the design. A single MAX14483 can be used for multiple MAX22190s.

<u>Figure 10</u> demonstrates two MAX22190s connected as Independent Slaves, meaning they have separate Chip Select (\overline{CS}) signals from the master (MCU). In order to support the extra isolated \overline{CS} channel, a second isolator, MAX12930, is used. Care must be taken to ensure both MAX22190s are not enabled simultaneously to avoid SPI-bus contention.

In both Figure 9 and Figure 10, the READY signal from both MAX22190 devices are connected together to the IRDY pin of the MAX14483. The IRDY is pulled low when one of the MAX22190 devices is ready for operation. Care must be taken with the software to determine if both of the MAX22190 devices are ready. Alternatively, an OR gate can be used between READY signals to guarantee the IRDY signal is only pulled low when both the READY signals are low.




Figure 8. FAULT Output Sources




Figure 9. 16-Channel Type 1/3 Digital Input, SPI Daisy Chain




Figure 10. 16-Channel Type 1/3 Digital Input, Independent Slave SPI (Separate CS for Each SPI Slave)

Type 2 Sensor Inputs

The additional input current (6mA min) and associated power dissipation of Type 2 input requires the use of two MAX22190 inputs in parallel. The current of each channel is set to a nominal 3.39mA (6.78mA total) by placing a 5.2k Ω resistor from REFDI to GND. The proper voltage drop across the input resistor is maintained by reducing the resistance from $1.5k\Omega$ to $1k\Omega$ for each MAX22190 channel. For proper surge protection, it is important that

each MAX22190 input has its own resistor. Any two MAX22190 channels may be used; they need not be contiguous (Figure 11). Either channel may be read to determine the input state. The additional power dissipation from this Type 2 configuration reduces the maximum ambient operating temperature to 120°C, when all inputs are at 30V, and the MAX22190 is powered from a 30V supply and there is no additional load on $\ensuremath{V_{DD}}$.




Figure 11. Implementing Type 2 Digital Inputs with MAX22190

IEC 61131-2 EMC Requirement

The MAX22190 is required to operate reliably in harsh industrial environments. The device can meet the transient immunity requirements as specified in IEC 61131-2, including Electrostatic Discharge (ESD) per IEC 61000-4-2, Electrical Fast Transient/Burst (EFT) per IEC 61000-4-4, and Surge Immunity per IEC 61000-4-5. Maxim's proprietary process technology provides robust input channels and field supply with internal ESD structures and high Absolute Maximum Ratings (see the Absolute Maximum Ratings section), but external components are also required to absorb excessive energy from ESD and

surge transients. The circuit with external components shown in Figure 12 allows the device to meet and exceed the transient immunity requirements as specified in IEC 61131-2 and related IEC 61000-4-x standards. The system shown in Figure 12, using the components shown in Table 5, is designed to be robust against ESD, EFT, and Surge specifications as listed in Table 6. In all these tests, the part or DUT is soldered onto a properly designed application board (e.g., the MAX22190EVKIT#) with necessary external components. Refer to Application Note 7132 for details.




Figure 12. Typical EMC Protection Circuitry for the MAX22190

The state of the s					
COMPONENT	DESCRIPTION	REQUIRED/RECOMMENDED/OPTIONAL			
C1	1μF, 100V ceramic capacitor	Required			
C2	0.1μF, 100V ceramic capacitor	Required			
C3	1μF, 10V low ESR ceramic capacitor	Required			
C4	0.1μF, 10V ceramic capacitor	Required			
C5	3300pF safety rated Y capacitor (2220)	Recommended			
D1	Unidirectional TVS diode, SMBJ33A (42Ω) or SM30T39AY (2Ω)	Recommended			
R1	1.5kΩ or 1kΩ, 1W pulse withstanding resistor (CMB0207 or similar)	Required			
All other resistors	0603, 0.1W resistors	Required			
D1 - D8	LEDs for visual input status indication	Recommended			

Table 5. Recommended Components

ESD Protection of Field Inputs

The input resistor limits the energy into the MAX22190 IN_ pins and protects the internal ESD structure from excessive transient energy. An input series resistor is required and should be rated to withstand such ESD levels. The MAX22190 input channels can withstand up to $\pm 8 \text{kV}$ ESD contact discharge and $\pm 15 \text{kV}$ ESD air-gap discharge with an input series resistor of $1 \text{k}\Omega$ or larger. The input resistor value shifts the field voltage switching threshold scaled by the input current; thus, it determines the input characteristics of the application. The package of the resistor should be large enough to prevent the arcing across the two resistor pads. Arcing depends on the ESD level applied to the field input and the application's pollution degree.

EFT Protection of Field Inputs

The input channels can withstand up to ±4kV, 5kHz or 100kHz fast transients (<u>Figure 14</u>) with performance criterion A, normal operation within specification limits. A capacitive coupling clamp is used to couple the fast transients (burst) from the EFT generator to the field inputs of the MAX22190 without any galvanic connection to the MAX22190 input pins.


Surge Protection of Field Inputs

In order to protect the IN_ pins against 1kV/42 Ω , 1.2/50µs surges (Figure 15 and Figure 16), two options exist. The first option is to use a series pulse withstanding resistor as shown in the various application diagrams in the data sheet. A pulse resistor greater or equal to 1k Ω should be used for safe operation. The pulse resistor should support dissipation of the surge energy. Examples of suitable resistors are CMB0207 MELF or CRCW-IF thick film as well as others. The resistor value is defined by the Type 1, 2, 3, or other input characteristics. Capacitors for filtering should not be connected to the IN_ pins.

The second option, which can result in a smaller overall footprint, is to use a bidirectional TVS to GND at the field input with a low-power series resistor, greater or equal to $1k\Omega$. The TVS must be able to absorb the surge energy and has the function of limiting the peak voltage so that the resistor only sees a low differential voltage. Suitable TVS with a small footprint are SPT02-236 or PDFN3-32, offering protection against $1kV/42\Omega$ surge.

Surge Protection of 24V Supply

In order to protect the V_{DD24} pin against 500V/42 Ω , 1.2/50 μ s surges (<u>Figure 15</u>), a SMBJ33A TVS can be applied to the V_{DD24} pin.






Figure 13a. ESD Test Circuit

Figure 13b. ESD Contact Discharge Test Waveform




Figure 14. Electrical Fast Transient/Burst Waveform

Table 6. Transient Immunity Test Results

TEST	RESULT	
C 61000 4.2 Floatroctatic Discharge (FSD)	Contact ESD	±8kV
IEC 61000-4-2 Electrostatic Discharge (ESD)	Air-Gap ESD	±15kV
IEC 61000-4-4 Electrical Fast Transient/Burst (EFT)	Input Line	±4kV
	Line-to-Ground	±1kV
EC 61000-4-5 Surge Immunity (1.2/50μs, 42Ω)	Line-to-Line	±2kV
	Power Supply	±500V




Figure 15. 1.2/50µs Surge Voltage Waveform




Figure 16. Surge Testing Methods

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	
MAX22190ATJ+	-40°C to +125°C	32-TQFN	

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BICMOS

T = Tape and reel.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/17	Initial release	_
1	6/18	Added READY in Electrical Characteristics table V _{OL} row, updated figures, updated FAULT1EN register table, updated Type 2 Sensor Inputs detailed description, updated EMC Standard Compliance detailed description, updated Table 5, fixed various typos and format in the Detailed Descriptions	1–39
2	11/18	Updated the Isolated Octal Digital Input, Pin Description, CRC Generation, SPI Interface, Configurable Mode, FAULT Asserted, Isolating the SPI Interface, IEC 61000-4-4 Electrical Fast Transient/Burst (EFT) sections, and Table 5; updated the WB (Clear-On-Read), DI (Read), FLT1 to FLT8 (Read/Write), and INEN (Read/Write) register tables; update Figure 7, Figure 9–Figure 12; corrected typos	1–2, 12, 17 20–21, 25 26–27, 30–36
3	12/18	Updated the Isolated Octal Digital Input diagram, Fault Detection and Monitoring, and Powering the MAX22190 With the VDD Pin sections, and Figure 9–10; updated the ESD and EMC Characteristics table; replaced all the Typical Operating Characteristics	2, 8–10, 16, 30–32
4	1/19	Replaced TOC11–TOC14, added new TOC15–TOC18, and renumbered remaining TOCs; updated the <i>Detailed Description</i> section; corrected typos	6, 9–11, 15, 33
5	9/20	Updated the Isolated Octal Digital Input, DC Electrical Characteristics, Pin Description, Input Filters and Power Supply Decoupling sections, Figure 9–12, Figure 14–16, Table 1, and new Table 6; removed Table 6 and renumbered subsequent tables; removed the EMC Standard Compliance, Test Levels and Methodology, IEC 61000-4-2 Electrostatic Discharge (ESD), Contact Discharge Method, Air Gap Discharge Method, IEC 61000-4-4 Electrical Fast Transient Burst (EFT), and IEC 61000-4-5 Surge Immunity sections; added the IEC 61131-2 EMC Requirement, ESD Protection of Field Inputs, EFT Protection of Field Inputs, Surge Protection of Field Inputs, and Surge Protection of 24V Supply sections	2, 6, 13, 16, 31–39

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.