Recommended Operating Conditions at Ta = 25 °C

Parameter	Symbol	Conditions	Ratings	Unit
V _{IN} pin voltage	VIN		8 to 18	V
BOOT pin voltage	V _{BT}		-0.3 to 23	V
SW pin voltage	V _{SW}		-0.4 to V _{IN}	V
BOOT pin-SW pin voltage	V _{BS-SW}		6.5	V
EN voltage	V _{EN}		18	V
FB, COMP, SS pin voltage	V _{FSO}		6	V

Electrical Characteristics at Ta = 25° C, $V_{IN} = 12V$, unless otherwise specified.

Parameter	Symbol	Conditions	Ratings			1.1
			min	typ	max	Unit
IC current drain at standby	I _{CC} 1	EN=0V		60		μA
IC current drain in operation	I _{CC} 2	EN=5v, FB=1V		2.5		mA
Efficiency	Effcy	V _{IN} =12V, I _{OUT} =1A, Vo=5V, Design target *2		93		%
Reference voltage	Vref	V _{IN} =8V to 28V (±2%)	-2%	0.923	+2%	V
FB pin bias current	Iref	FB=0.923V		10	100	nA
High-side ON resistance	RonH	BOOT=5V, I _{OUT} =1A		0.13		Ω
Low-side ON resistance	RonL			0.13		Ω
Oscillation frequency	fosc			340		kHz
Oscillation frequency during	foscs			100		kHz
short-circuit protection						
EN high-threshold voltage	Venth			1.5		V
Maximum ON DUTY	D max		80			%
Minimum ON DUTY	D min				8	%
SW Peak Current limit	lcl1	V _{IN} =12V, V _{OUT} =5V, L=10μH	4			А
Thermal shutdown temperature	Ttsd	*Design guarantee *3		160		°C
Thermal shutdown temperature	Dtsd	*Design guarantee *3		40		°C
hysteresis						
Soft start current	ISS	SS=0V		6		μA
Discharge On-Resistance	V _{SW} ON			35		Ω
VIN UVLO lock voltage	V _{UVLO} L			6.0		V
VIN UVLO lock release voltage	V _{UVLO} H			6.9		V

*2: Reference value (not tested before shipment)

*2: Design guarantee (value guaranteed by design and not tested before shipment)

Package Dimensions

unit : mm (typ) 3372



Pin Assignment



Block Diagram and Sample Application Circuit



C1,C2,C5,C8,C9=Ceramic capacitor

		LV5856MX	
Pin F	unction		
Pin No.	Pin name	Function	Equivalent circuit
1	BOOT	Upper MOS transistor boot strap capacitance connection pin. Connect the boot capacitance of about 0.1uF between SW pins. To protect the SW pin's absolute maximum rating , to ensure stable operation, and to eliminate noise , the boot capacitance serial registrance (about 150) Pb process offective	
2	VIN	Input Voltage Pin. Connect substantially large (10uF 2 parallel or more) capacitance between this pin and GND	
3	SW	Power Switch pin. Connect the output LC filter. Connect the above capacitance between this pin and BOOT pin. The discharge transistor for a Soft-Stop is connected with this terminal (typcal 35Ω). It turns it on by either EN=L, UVLO or a thermal shutdown.	Discharge
4	GND	Ground pin.	
5	FB	Feedback pin. Set the output voltage by means of split resistor in the section of the output voltage VOUT-FB-GND. VOUT setting is made as calculated below. V _{OUT} = Vref × { $1 + \frac{(R1 + R10)}{R3}$ } Vref = 0.923V Example: 3.3V output voltage (See, Block Diagram and Application example) V _{OUT} = 0.923 × { $1 + \frac{(22k + 3.9k)}{10k}$ } =3.314V	VIN
8	SS	Soft start pin. Sets the soft start time by means of the built-in $6\mu A$ source voltage and external soft start capacity. The soft start capacity C6 can be set as follows: $C6 = 6\mu A \times \frac{Tss}{Vref}$ Where, Tss is the soft start time and Vref is the reference voltage. Example:2.3ms soft start time achieved $C6 = 6\mu A \times \frac{2.3ms}{0.923V} = 0.015\mu F$	
6	COMP	Phase compensation pin. Connects with the phase compensation external capacitance and resistance of DC/DC converter close loop.	
7	EN	Enable pin. Converter enabled when set to the HIGH voltage and disabled when LOW voltage or OPEN state.	VIN

1kO EN(ş 2pF ≩

- FB

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of January, 2010. Specifications and information herein are subject to change without notice.