## **LSI Specifications**

• Supply voltage Core: 1.2V

I/O: 1.8V/2.85V/3.3V

• Maximum operating frequency: 40MHz

• Package: FBGA96

## **Principal Applications**

• LCD display equipment

## **CDEX (Color Depth Expander)**



Original



**CDEX** 

## **Specifications**

Absolute Maximum Ratings at Ta = 25°C,  $DV_{SS} = 0V$ ,  $AV_{SS}\_OSC = 0V$ 

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage (I/O)	DV <sub>DD</sub> IO		-0.3 to +3.96	V
Maximum supply voltage (core)	DV <sub>DD</sub> CORE AV <sub>DD</sub> OSC		-0.3 to +1.8	٧
Digital input voltage	VI		-0.3 to DV <sub>DD</sub> _IO+0.3	V
Digital output voltage	V <sub>O</sub>		-0.3 to DV <sub>DD</sub> _IO+0.3	V
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### Allowable Operating Ranges at $Ta = -40 \text{ to } +85^{\circ}\text{C}$ , $DV_{SS} = 0V$ , $AV_{SS}\_OSC = 0V$

Doromotor	Cumbal	0 1 1		Ratings			
Parameter	Symbol	Conditions	min	typ	max	unit	
Supply voltage (I/O)	DV <sub>DD</sub> IO		2.6	2.85	3.6	V	
			1.7	1.8	1.9	V	
Supply voltage (I/O)	DV <sub>DD</sub> CORE AV <sub>DD</sub> OSC		1.0	1.2	1.3	٧	
Input voltage range	V <sub>IN</sub>		0		DV <sub>DD</sub> _IO	V	

**DC Characteristics** at Ta = -40 to  $+85^{\circ}C$ ,  $DV_{SS} = 0V$ ,  $AV_{SS\_}OSC = 0V$ ,


 $DV_{DD}$ \_IO = 1.7V to 1.9V or 2.6V to 3.6V,  $DV_{DD}$ \_CORE = 1.0V to 1.3V

Parameter	Symbol	Conditions		Ratings		unit	
Farameter	Symbol	Cymbol Conditions		typ	max	- Control	
Input high-level voltage	V <sub>IH</sub>	CMOS level inputs	0.7DV <sub>DD</sub> _IO			V	
		CMOS level Schmitt inputs	0.7DV <sub>DD</sub> _IO			V	
Input low-level voltage	V <sub>IL</sub>	CMOS level inputs			0.3DV <sub>DD</sub> _IO	V	
		CMOS level Schmitt inputs			0.3DV <sub>DD</sub> _IO	V	
Input high-level current	lн	V <sub>I</sub> =DV <sub>DD</sub> _IO			10	μΑ	
		V <sub>I</sub> =DV <sub>DD</sub> IO, with pull-down resistance			100	μΑ	
Input low-level current	I <sub>IL</sub>	V <sub>I</sub> =DV <sub>SS</sub>	-10			μА	
Output high-level voltage	VOH	CMOS voltage: 2.6V to 3.6V Pin D: I <sub>OH</sub> =-2mA Pin F: I <sub>OH</sub> =-2mA (when set to 2mA) I <sub>OH</sub> =-4mA (when set to 4mA) Pin G: I <sub>OH</sub> =-4mA (when set to 4mA) I <sub>OH</sub> =-8mA (when set to 8mA) Pin H: I <sub>OH</sub> =-4mA CMOS voltage: 1.7V to 1.9V Pin D: I <sub>OH</sub> =-1mA Pin F: I <sub>OH</sub> =-1mA (when set to 2mA)	DV <sub>DD</sub> _IO-0.4			V	
		IOH=-2mA (when set to 2mA) IOH=-2mA (when set to 4mA) Pin G: IOH=-2mA (when set to 4mA) IOH=-4mA (when set to 8mA) Pin H: IOH=-2mA	DV <sub>DD</sub> IO-0.45			V	
Output low-level voltage	V <sub>OL</sub>	CMOS			0.4	V	
Output leak current	loz	At output of high-impedance	-10		10	μА	
Pull-down resistor	R <sub>DN</sub>	Typical conditions: Ta=25°C DV <sub>DD</sub> _IO=2.85V DV <sub>DD</sub> _CORE=1.2V		98		kΩ	
Dynamic supply current	IDDOP	Typical conditions:  Ta=25°C  DV <sub>DD</sub> IO=2.85V  DV <sub>DD</sub> CORE=1.2V  tck=10MHz 10 steps  Typical conditions:		18		mA	
		Ta=25°C DV <sub>DD</sub> IO=2.85V DV <sub>DD</sub> CORE=1.2V tck=40MHz 10 steps		57		mA	
Static supply current *1	IDDST	Typical conditions:  Ta=25°C  DV <sub>DD</sub> _IO=2.85V  DV <sub>DD</sub> _CORE=1.2V  Outputs open  V <sub>I</sub> =DV <sub>SS</sub> or DV <sub>DD</sub> _IO		20		μА	

<sup>\*1:</sup> There is a input terminal which builds in pull down resistance. Please note that there is no guarantee about static consumption current depending on circuit composition.

#### **Package Dimensions FBGA96**

unit:mm (typ)



#### **Pin Assignment**


# 1 2 3 4 5 6 7 8 9 10

LC749402BG

0 0 0 0 0 0 0 0 0 Α 0 0 0 0 0 0 0 0 В 0 0 0 0 0 0 0 0 С 00000000 D 0000 Е 0 0 0 0 000 F 0 0 0 0 0 0 0 0 G 00000000 Н J 0000000 Κ

Top view

## **Block Diagram**



## **Pin Functions**

		In/output format		Connecting				
Pin No.	Pin symbol	I/O	Format	destir	· ·	Remarks		
A1	AV <sub>DD</sub> OSC	Р	-	Core voltage	Analog	Connect this pin to B2 without fail.		
A2	STXD	0	D	CMOS	Digital	SIO data		
А3	SCK_SCL	I	С	CMOS	Digital	Bus clock (common to SIO and I <sup>2</sup> C)		
A4	DBOUT7	0	F	CMOS	Digital	B/Cb/C video (MSB)		
A5	DBOUT4	0	F	CMOS	Digital	B/Cb/C video		
A6	DBOUT1	0	F	CMOS	Digital	B/Cb/C video		
A7	DGOUT6	0	F	CMOS	Digital	G/Y video		
A8	DGOUT4	0	F	CMOS	Digital	G/Y video		
A9	DGOUT3	0	F	CMOS	Digital	G/Y video		
A10	DV <sub>DD</sub> _IO	Р	-	IO voltage	Digital	Connect this pin to B9 without fail		
B1	RC_BIAS	I	J	resistor	Analog	Bias resistor connection (Connect this pin to GND with a $20k\Omega$ )		
B2	AV <sub>DD</sub> OSC	Р	-	Core voltage	Analog			
В3	SRXD_SDA	I/O	Н	CMOS	Digital	SIO data input/I <sup>2</sup> C data I/O		
B4	PWM	0	D	CMOS	Digital	Pulse width modulation waveform		
B5	DBOUT5	0	F	CMOS	Digital	B/Cb/C video		
B6	DBOUT2	0	F	CMOS	Digital	B/Cb/C video (6-bit output mode, LSB)		
В7	DGOUT7	0	F	CMOS	Digital	G/Y video (MSB)		
B8	DGOUT5	0	F	CMOS	Digital	G/Y video		
B9	DV <sub>DD</sub> _IO	Р	-	IO voltage	Digital			
B10	DGOUT2	0	F	CMOS	Digital	G/Y video (6-bit output mode, LSB)		
C1	DCRIN0	I	С	CMOS	Digital	R/Cr video. Connect this pin to GND when not to be used.		
C2	DCRIN1	I	С	CMOS	Digital	R/Cr video. Connect this pin to GND when not to be used.		
C3	AV <sub>SS</sub> _OSC	Р	-	GND	Analog			
C4	INTO	0	D	CMOS	Digital	Interrupt		
C5	DBOUT6	0	F	CMOS	Digital	B/Cb/C video		
C6	DBOUT3	0	F	CMOS	Digital	B/Cb/C video		
C7	DBOUT0	0	F	CMOS	Digital	B/Cb/C video (8-bit output mode, LSB)		
C8	DV <sub>DD</sub> _IO	Р	-	IO voltage	Digital			
C9	DGOUT1	0	F	CMOS	Digital	G/Y video		
C10	DGOUT0	0	F	CMOS	Digital	G/Y video (8-bit output mode, LSB)		
D1	DCRIN2	I	С	CMOS	Digital	R/Cr video. Connect this pin to GND when not to be used.		
D2	DCRIN3	I	С	CMOS	Digital	R/Cr video. Connect this pin to GND when not to be used.		
D3	DCRIN4	I	С	CMOS	Digital	R/Cr video. Connect this pin to GND when not to be used.		
D4	TEST	I	В	CMOS	Digital	Test (Normally, connect this pin to GND)		
D5	XRST	I	А	CMOS	Digital	System reset ("L" reset)		
D6	DV <sub>DD</sub> _IO	Р	-	IO voltage	Digital			
D7	DV <sub>DD</sub> IO	Р	-	IO voltage	Digital			
D8	DROUT7	0	F	CMOS	Digital	R/Cr video (MSB)		
D9	DROUT6	0	F	CMOS	Digital	R/Cr video		
D10	DROUT5	0	F	CMOS	Digital	R/Cr video		

Continued on next page.

Continued from preceding page.

Pin No.	Pin symbol	In/outp	ut format	Conne	ecting	Remarks
PIN NO.	Pin Symbol	I/O	Format	destir	nation	Remarks
E1	DCRIN5	I	С	CMOS	Digital	R/Cr video. Connect this pin to GND when not to be used.
E2	DCRIN6	I	С	CMOS	Digital	R/Cr video. Connect this pin to GND when not to be used.
E3	DCRIN7	ı	С	CMOS	Digital	R/Cr video (MSB).
LJ	DONIN	'	U	CIVIOS	Digital	Connect this pin to GND when not to be used.
E4	DV <sub>SS</sub>	Р	-	GND	Digital	
E7	PDWN	1	Α	CMOS	Digital	"H" power down.
	DDQUT4			01100	_	Connect this pin to GND when not to be used.
E8	DROUT4	0	F	CMOS	Digital	R/Cr video
E9	DROUT3	0	F	CMOS	Digital	R/Cr video
E10	DROUT2	0	F	CMOS	Digital	R/Cr video (6-bit output mode, LSB)
F1	DYGIN0	1	С	CMOS	Digital	G/Y/656 video (LSB).  Connect this pin to GND when not to be used.
						G/Y/656 video.
F2	DYGIN1	I	С	CMOS	Digital	Connect this pin to GND when not to be used.
F0	DYOING		_	01400	6: ::	G/Y/656 video.
F3	DYGIN2	I	С	CMOS	Digital	Connect this pin to GND when not to be used.
F4	DV <sub>SS</sub>	Р	-	GND	Digital	
F7	DV <sub>DD</sub> _CORE	Р	-	Core voltage	Digital	
F8	DROUT1	0	F	CMOS	Digital	R/Cr video
F9	DROUT0	0	F	CMOS	Digital	R/Cr video (8-bit output mode, LSB)
F10	DCKO	0	G	CMOS	Digital	Video clock
G1	DYGIN3	ı	С	CMOS	Digital	G/Y/656 video.
<u> </u>	DIGNO	'	Ŭ	CIVIOS	Digital	Connect this pin to GND when not to be used.
G2	DYGIN4	1	С	CMOS	Digital	G/Y/656 video.
					-	Connect this pin to GND when not to be used.
G3	DYGIN5	1	С	CMOS	Digital	G/Y/656 video.  Connect this pin to GND when not to be used.
G4	DV <sub>SS</sub>	P	-	GND	Digital	Common time pin to Chib when her to be used.
G5	SCS_I2SEL	ı	Α	CMOS	Digital	SIO chip enable/I <sup>2</sup> C slave address switching
G6	SIOSEL	i	С	CMOS	Digital	"L": I <sup>2</sup> C slave, "H": 4-wire SIO
G7	DV <sub>DD</sub> CORE	P	-	Core voltage	Digital	2.1.0 state, 11.1 time etc
G8	DHSO/SP2	0	F	CMOS	Digital	Horizontal synchronizing signal/start pulse signal for source driver
						Vertical synchronizing signal/start pulse signal for gate
G9	DVSO/FLM2	0	F	CMOS	Digital	driver
G10	DDEO	0	F	CMOS	Digital	Data enable signal
H1	DYGIN6	ı	С	CMOS	Digital	G/Y/656 video.
	Bronto	•		GIVIOG	Digital	Connect this pin to GND when not to be used.
H2	DYGIN7	ı	С	CMOS	Digital	G/Y/656 video (MSB).
110	D) /			CNID		Connect this pin to GND when not to be used.
H3	DV <sub>SS</sub>	Р	-	GND		D/Ch/C video
H4	DCBIN6	1	С	CMOS	Digital	B/Cb/C video.  Connect this pin to GND when not to be used.
H5	DVSI	ı	С	CMOS	Digital	Vertical synchronizing signal
						Data enable signal for external OSD.
H6	OSDBL	I	С	CMOS	Digital	Connect this pin to GND when not to be used.
H7	FLM	0	F	CMOS	Digital	Start pulse signal for gate driver
H8	DV <sub>DD</sub> CORE	Р	-	Core voltage	Digital	
H9	DEXR	0	F	CMOS	Digital	Reversed video signal output for DTR. Low output when th DTR is OFF.
	ļ		+			

Continued on next page.

Continued from preceding page.


continued	from preceding pa	ge.		T		_
Pin No.	Pin symbol	In/outpu	ut format	Conn	•	Remarks
	.,	I/O	Format	destination		
J1	DCBIN0	I	С	CMOS	Digital	B/Cb/C video (LSB). Connect to GND when not to be used.
J2	DVSS	Р	-	GND	Digital	
J3	DCBIN3	I	С	CMOS	Digital	B/Cb/C video.  Connect this pin to GND when not to be used.
J4	DCBIN5	I	С	CMOS	Digital	B/Cb/C video.  Connect this pin to GND when not to be used.
J5	DDEI	I	С	CMOS	Digital	Data enable signal, Connect this pin to GND in the internal generation mode
J6	DHSI	1	С	CMOS	Digital	Horizontal synchronizing signal
J7	GRST	0	F	CMOS	Digital	Reset signal for gate driver
J8	CPV	0	F	CMOS	Digital	Clock signal for gate driver
J9	DV <sub>DD</sub> _CORE	Р	-	Core voltage	Digital	
J10	SP	0	F	CMOS	Digital	Start pulse signal for source driver
K1	DVSS	Р	-	GND	Analog	Connect this pin to J2 without fail
K2	DCBIN1	I	С	CMOS	Digital	B/Cb/C video. Connect this pin to GND when not to be used.
КЗ	DCBIN2	I	С	CMOS	Digital	B/Cb/C video.  Connect this pin to GND when not to be used.
K4	DCBIN4	I	С	CMOS	Digital	B/Cb/C video. Connect this pin to GND when not to be used.
K5	DCBIN7	I	С	CMOS	Digital	B/Cb/C video (MSB).  Connect this pin to GND when not to be used.
K6	DCKI	I	С	CMOS	Digital	Video clock
K7	XTAL1	I	С	CMOS	Digital	Panel protection, PWM generation clock. Connect this pin to GND when not to be used.
K8	OE	0	F	CMOS	Digital	Output enable signal for gate driver
K9	STRB	0	F	CMOS	Digital	Data strobe signal for source driver
K10	DV <sub>DD</sub> CORE	Р	-	Core voltage	Digital	Connect this pin to J9 without fail

## Pin Type

In/Output form	Function	Equivalent circuit	Application Terminal
А	Schmitt trigger CMOS input	<b>├</b>	XRST, PDWN, SCS_I2SEL
В	CMOS input with built-in pull-down resistor		TEST
С	CMOS input		SCK_SCL, SIOSEL, DVSI, DHSI, DDEI, OSDBL, DYGIN7, DYGIN6, DYGIN5, DYGIN4, DYGIN3, DYGIN2, DYGIN1, DYGIN0, DCBIN7, DCBIN6, DCBIN5, DCBIN4, DCBIN3, DCBIN2, DCBIN1, DCBIN0, DCRIN7, DCRIN6, DCRIN5, DCRIN4, DCRIN7, DCRIN6, DCRIN5, DCRIN4, DCRIN3, DCRIN2, DCRIN1, DCRIN0
D	2mA 3-STATE drive CMOS output		STXD, PWM, INTO
F	2mA/4mA switching 3-STATE drive CMOS output		DBOUT7, DBOUT6, DBOUT5, DBOUT4, DBOUT3, DBOUT2, DBOUT1, DBOUT0, DROUT7, DROUT6, DROUT5, DROUT4, DROUT3, DROUT2, DROUT1, DROUT0 DGOUT7, DGOUT6, DGOUT5, DGOUT4, DGOUT3, DGOUT2, DGOUT1, DGOUT0, DHSO/SP2, DVSO/FLM2, DDEO FLM, DEXR, POL, GRST, CPV, SP, OE, STRB
G	4mA/8mA switching 3-STATE drive CMOS output		DCKO
Н	4mA 3-STATE drive CMOS input/output		SRXD_SDA
J	Analog input/output	<del> </del>	RC_BIAS

## I/O Timing


## (1) Input data timing



Pin name	Parameter	Symbol	min	typ	max	unit
DOM	Clock cycle	tCK	25			ns
DCKI	Duty			50		%
	Input data setup time (DV <sub>DD</sub> _IO=2.6 to 3.6V)	tsu	3			ns
DCRIN*, DYGIN*,	Input data setup time (DV <sub>DD</sub> _IO=1.7 to 1.9V)	tsu	3			ns
DCBIN*, DVSI, DHSI, DDEI, OSDBL	Input data hold time (DV <sub>DD</sub> _IO=2.6 to 3.6V)	<sup>t</sup> HD	2			ns
	Input data hold time (DV <sub>DD</sub> _IO=1.7 to 1.9V)	tHD	2			ns

<sup>\*:</sup> The recommended duty cycle of input clock is 50%

#### (2) Output data timing



Pin name	Parameter	Symbol	min	typ	max	unit
DCKO	Clock cycle	<sup>t</sup> CK	25			ns
DCKO	Duty			50		%
DROUT*, DGOUT*, DBOUT*, DVSO, DHSO, DDEO, DEXR, POL, SP, STRB, CPV, OE, FLM, GRST	Output data delay time (DV <sub>DD</sub> _IO=2.6 to 3.6V) Pin F: when set to 4mA Pin G: when set to 8mA	<sup>t</sup> AC	-3		3	ns
	Output data delay time (DV <sub>DD</sub> _IO=2.6 to 3.6V) Pin F: when set to 2mA Pin G: when set to 4mA	<sup>t</sup> AC	-3		6	ns
	Output data delay time (DV <sub>DD</sub> _IO=1.7 to 1.9V) Pin F: when set to 4mA Pin G: when set to 8mA	<sup>t</sup> AC	-5		4	ns
	Output data delay time (DV <sub>DD</sub> _IO=1.7 to 1.9V) Pin F: when set to 2mA Pin G: when set to 4mA	<sup>t</sup> AC	-6		9	ns

<sup>\*</sup> When DCKO is set to the forward rotation output. Output load capacity: 5pF

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa