## Contents

1	Pin s	Pin settings					
	1.1	Pin connection					
	1.2	Pin description					
2	Махіі	mum ratings					
3	Therr	mal data					
4	Elect	rical characteristics6					
5	Func	tional description					
	5.1	Oscillator and synchronization					
	5.2	Soft-start					
	5.3	Error amplifier and compensation11					
	5.4	Overcurrent protection					
	5.5	Enable function					
	5.6	Hysteretic thermal shutdown 14					
6	Appli	cation information15					
	6.1	Input capacitor selection 15					
	6.2	Inductor selection					
	6.3	Output capacitor selection 17					
	6.4	Compensation network					
		6.4.1 Type III compensation network					
		6.4.2 Type II compensation network					
	6.5	Thermal considerations					
	6.6	Layout considerations					
	6.7	Application circuit					
7	Appli	ication ideas					
	7.1	Positive buck-boost					
	7.2	Inverting buck-boost					



2/44


8	Pacl	kage information
	8.1	VFDFPN10 (3 x 3 x 1.0 mm) package information
	8.2	HSOP8 package information 40
9	Orde	ering information

L7985

10

## 1 Pin settings

## 1.1 Pin connection



## 1.2 Pin description

No. (VFDFPN)	No. (HSOP)	Туре	Description	
1 - 2	1	OUT	Regulator output	
3	2	SYNCH	Master/slave synchronization. When it is left floating, a signal with a phase shift of half a period, with respect to the power turn-on, is present at the pin. When connected to an external signal at a frequency higher than the internal one, the device is synchronized by the external signal, with zero phase shift. Connecting together the SYNCH pin of two devices, the one with a higher frequency works as master and the other one as slave; so the two power turn-ons have a phase shift of half a period.	
4	3	EN	A logical signal (active high) enables the device. With EN higher than 1.2 V the device is ON and with EN lower than 0.3 V the device is OFF.	
5	4	COMP	Error amplifier output to be used for loop frequency compensation.	
6	5	FB	Feedback input. By connecting the output voltage directly to this pin the output voltage is regulated at 0.6 V. To have higher regulated voltages an external resistor divider is required from $V_{OUT}$ to the FB pin.	
7	6	F <sub>SW</sub>	The switching frequency can be increased connecting an external resistor from the FSW pin and ground. If this pin is left floating, the device works at its free-running frequency of 250 kHz.	
8	7	GND	Ground	
9 - 10	8	V <sub>CC</sub>	Unregulated DC input voltage.	

#### Table 1. Pin description

4/44



# 2 Maximum ratings

Symbol	Parameter	Value	Unit	
Vcc	Input voltage		45	
OUT	Output DC voltage		-0.3 to $\mathrm{V}_{\mathrm{CC}}$	
F <sub>SW</sub> , COMP, SYNCH	Analog pin	-0.3 to 4	V	
EN	Enable pin	-0.3 to $V_{CC}$		
FB	Feedback voltage	-0.3 to 1.5		
D	VFDFPN		1.5.	W
P <sub>TOT</sub>	Power dissipation at T <sub>A</sub> < 60 °C	HSOP	2	
Τ <sub>J</sub>	Junction temperature range	-40 to 150	°C	
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C	

Table 2. A	Absolute	maximum	ratings
------------	----------	---------	---------

# 3 Thermal data

#### Table 3. Thermal data

Symbol	Parameter		Value	Unit
P	Maximum thermal resistance	VFDFPN	60	°C/W
R <sub>thJA</sub>	junction ambient <sup>(1)</sup>	HSOP	40	0/11

1. Package mounted on demonstration board.



# 4 Electrical characteristics

 $T_J$  = 25 °C,  $V_{CC}$  = 12 V, unless otherwise specified.

Symbol	Boromotor	Test conditions	Values			l lucit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating input voltage range	(1)	4.5		38	
V <sub>CCON</sub>	Turn on $V_{CC}$ threshold	(1)			4.5	V
V <sub>CCHYS</sub>	V <sub>CC</sub> UVLO hysteseris	(1)	0.1		0.4	
D				200		20
R <sub>DSON</sub>	MOSFET on-resistance	(1)			400	mΩ
I <sub>LIM</sub>	Maximum limiting current		2.5	3.0	3.5	А
Oscillator						
F <sub>SW</sub>	Switching frequency	(1)	210	250	275	kHz
V <sub>FSW</sub>	FSW pin voltage			1.254		V
D	Duty cycle		0		100	%
F <sub>ADJ</sub>	Adjustable switching frequency	R <sub>FSW</sub> = 33 kΩ		1000		kHz
Dynamic ch	aracteristics					
	Feedback voltage	4.5 V < V <sub>CC</sub> < 38 V	0.593	0.6	0.607	v
$V_{FB}$		4.5 V < V <sub>CC</sub> < 38 V <sup>(1)</sup>	0.582	0.6	0.618	
DC characte	eristics					
Ι <sub>Q</sub>	Quiescent current	Duty cycle = 0, V <sub>FB</sub> = 0.8 V			2.4	mA
I <sub>QST-BY</sub>	Total standby quiescent current			20	30	μA
Enable						
		Device OFF level			0.3	N
$V_{\sf EN}$	EN threshold voltage	Device ON level	1.2			V
I <sub>EN</sub>	EN current	EN = V <sub>CC</sub>		7.5	10	μA
Soft-start						
Ŧ	Out start duration	FSW pin floating	7.4	8.2	9.1	
T <sub>SS</sub>	Soft-start duration	$F_{SW}$ = 1 MHz, R <sub>FSW</sub> = 33 k $\Omega$		2		ms
Error ampli	fier					
V <sub>CH</sub>	High level output voltage V <sub>FB</sub> < 0.6 V		3			\ <i>\</i>
V <sub>CL</sub>	Low level output voltage	V <sub>FB</sub> > 0.6 V			0.1	V
IO SOURCE	Source COMP pin	V <sub>FB</sub> = 0.5 V, V <sub>COMP</sub> = 1 V		19		mA

#### Table 4. Electrical characteristics



Symbol	Parameter	Test conditions	Values			Unit	
Symbol	Parameter	lest conditions	Min.	Тур.	Max.	Onit	
I <sub>O SINK</sub>	Sink COMP pin	V <sub>FB</sub> = 0.7 V, V <sub>COMP</sub> = 1 V		30		mA	
G <sub>V</sub>	Open-loop voltage gain	(2)		100		dB	
Synchroniza	tion function						
V <sub>S_IN,HI</sub>	High input voltage		2		3.3	V	
V <sub>S_IN,LO</sub>	Low input voltage				1	v	
t	Input pulse width	V <sub>S_IN,HI</sub> = 3 V, V <sub>S_IN,LO</sub> = 0 V	100			ns	
t <sub>S_IN_PW</sub>		$V_{S_{IN,HI}} = 2 V, V_{S_{IN,LO}} = 1 V$	300			115	
I <sub>SYNCH,LO</sub>	Slave sink current	V <sub>SYNCH</sub> = 2.9 V		0.7	1	mA	
V <sub>S_OUT,HI</sub>	Master output amplitude	I <sub>SOURCE</sub> = 4.5 mA	2			V	
t <sub>S_OUT_PW</sub>	Output pulse width	SYNCH floating		110		ns	
Protection							
т	Thermal shutdown			150		°C	
T <sub>SHDN</sub>	Hystereris			30			

### Table 4. Electrical characteristics (continued)

 Specifications referred to T<sub>J</sub> from -40 to +125 °C. Specifications in the -40 to +125 °C temperature range are assured by design, characterization and statistical correlation.

2. Guaranteed by design.

L7985




## 5 Functional description

The L7985 device is based on a "voltage mode" constant frequency control. The output voltage  $V_{OUT}$  is sensed by the feedback pin (FB) compared to an internal reference (0.6 V) providing an error signal that, compared to a fixed frequency sawtooth, controls the on- and off-time of the power switch.

The main internal blocks are shown in the block diagram in Figure 3. They are:

- A fully integrated oscillator that provides sawtooth to modulate the duty cycle and the synchronization signal. Its switching frequency can be adjusted by an external resistor. The voltage and frequency feed-forward are implemented.
- The soft-start circuitry to limit inrush current during the startup phase.
- The voltage mode error amplifier.
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switch.
- The high-side driver for embedded P-channel power MOSFET switch.
- The peak current limit sensing block, to handle overload and short-circuit conditions.
- A voltage regulator and internal reference. To supply the internal circuitry and provide a fixed internal reference.
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages.
- A thermal shutdown block, to prevent thermal runaway.



#### Figure 3. Block diagram



## 5.1 Oscillator and synchronization


*Figure 4* shows the block diagram of the oscillator circuit. The internal oscillator provides a constant frequency clock. Its frequency depends on the resistor externally connect to the FSW pin. If the FSW pin is left floating, the frequency is 250 kHz; it can be increased as shown in *Figure 6* by an external resistor connected to ground.

To improve the line transient performance, keeping the PWM gain constant versus the input voltage, the voltage feed-forward is implemented by changing the slope of the sawtooth according to the input voltage change (see *Figure 5.a*).

The slope of the sawtooth also changes if the oscillator frequency is increased by the external resistor. In this way a frequency feed-forward is implemented (*Figure 5.b*) in order to keep the PWM gain constant versus the switching frequency (see *Section 6.4 on page 18* for PWM gain expression).

On the SYNCH pin the synchronization signal is generated. This signal has a phase shift of 180 ° with respect to the clock. This delay is useful when two devices are synchronized connecting the SYNCH pin together. When the SYNCH pins are connected, the device with a higher oscillator frequency typically works as the master, so the slave device switches at the frequency of the master but with a delay of half a period. This minimizes the RMS current flowing through the input capacitor (see the L5988D datasheet).

The SYNCH circuitry is also able to synchronize with a slightly lower external frequency, so the frequency pre-adjustment with the same resistor on the FSW pin, as described below, is suggested for a proper operation.



#### Figure 4. Oscillator circuit block diagram

The device can be synchronized to work at higher frequency feeding an external clock signal. The synchronization changes the sawtooth amplitude, changing the PWM gain (*Figure 5.c*). This change has to be taken into account when the loop stability is studied. To minimize the change of PWM gain, the free-running frequency should be set (with a resistor on the FSW pin) only slightly lower than the external clock frequency. This pre-adjusting of the frequency changes the sawtooth slope in order to render the truncation of sawtooth negligible, due to the external synchronization.







Figure 5. Sawtooth: voltage and frequency feed-forward; external synchronization







## 5.2 Soft-start


The soft-start is essential to assure correct and safe startup of the step-down converter. It avoids inrush current surge and makes the output voltage increase monothonically.

The soft-start is performed by a staircase ramp on the non-inverting input ( $V_{REF}$ ) of the error amplifier. So the output voltage slew rate is:

#### **Equation 1**

$$SR_{OUT} = SR_{VREF} \cdot \left(1 + \frac{R1}{R2}\right)$$

where  $SR_{VREF}$  is the slew rate of the non-inverting input, while R1and R2 is the resistor divider to regulate the output voltage (see *Figure 7*). The soft-start staircase consists of 64 steps of 9.5 mV each, from 0 V to 0.6 V. The time base of one step is of 32 clock cycles. So the soft-start time and then the output voltage slew rate depend on the switching frequency.





Soft-start time results:

#### **Equation 2**

$$SS_{TIME} = \frac{32 \cdot 64}{Fsw}$$

For example, with a switching frequency of 250 kHz, the SS<sub>TIME</sub> is 8 ms.

## 5.3 Error amplifier and compensation

The error amplifier (E/A) provides the error signal to be compared with the sawtooth to perform the pulse width modulation. Its non-inverting input is internally connected to a 0.6 V voltage reference, while its inverting input (FB) and output (COMP) are externally available for feedback and frequency compensation. In this device the error amplifier is a voltage mode operational amplifier, therefore, with high DC gain and low output impedance.



The uncompensated error amplifier characteristics are the following:

•				
Parameter	Value			
Low frequency gain	100 dB			
GBWP	4.5 MHz			
Slew rate	7 V/µs			
Output voltage swing	0 to 3.3 V			
Maximum source/sink current	17 mA/25 mA			

Table 5. Uncompensated error amplifier characteristics

In continuous conduction mode (CCM), the transfer function of the power section has two poles due to the LC filter and one zero due to the ESR of the output capacitor. Different kinds of compensation networks can be used depending on the ESR value of the output capacitor. If the zero introduced by the output capacitor helps to compensate the double pole of the LC filter, a type II compensation network can be used. Otherwise, a type III compensation network must be used (see *Section 6.4 on page 18* for details of the compensation network selection).

Anyway, the methodology to compensate the loop is to introduce zeroes to obtain a safe phase margin.

### 5.4 Overcurrent protection

The L7985 implements overcurrent protection by sensing current flowing through the power MOSFET. Due to the noise created by the switching activity of the power MOSFET, the current sensing is disabled during the initial phase of the conduction time. This avoids an erroneous detection of a fault condition. This interval is generally known as "masking time" or "blanking time". The masking time is about 200 ns.

If the overcurrent limit is reached, the power MOSFET is turned off, implementing pulse-bypulse overcurrent protection. In the overcurrent condition, the device can skip turn-on pulses in order to keep the output current constant and equal to the current limit. If, at the end of the "masking time", the current is higher than the overcurrent threshold, the power MOSFET is turned off and one pulse is skipped. If, at the following switching on, when the "masking time" ends, the current is still higher than the overcurrent threshold, the device skips two pulses. This mechanism is repeated and the device can skip up to seven pulses. While, if at the end of the "masking time", the current is lower than the overcurrent threshold, the number of skipped cycles is decreased by one unit (see *Figure 8*).

So, the overcurrent/short-circuit protection acts by switching off the power MOSFET and reducing the switching frequency down to one eighth of the default switching frequency, in order to keep constant the output current around the current limit.

This kind of overcurrent protection is effective if the output current is limited. To prevent the current from diverging, the current ripple in the inductor during the on-time must not be higher than the current ripple during the off-time. That is:

#### **Equation 3**

$$\frac{V_{IN} - V_{OUT} - R_{DSON} \cdot I_{OUT} - DCR \cdot I_{OUT}}{L \cdot F_{SW}} \cdot D = \frac{V_{OUT} + V_F + R_{DSON} \cdot I_{OUT} + DCR \cdot I_{OUT}}{L \cdot F_{SW}} \cdot (1 - D)$$



If the output voltage is shorted,  $V_{OUT} \cong 0$ ,  $I_{OUT} = I_{LIM}$ ,  $D/F_{SW} = T_{ON\_MIN}$ ,  $(1 - D)/F_{SW} \cong 1/F_{SW}$ . So, from *Equation 3*, the maximum switching frequency that guarantees to limit the current results:

#### **Equation 4**

$$F_{SW}^{*} = \frac{(V_{F} + DCR \cdot I_{LIM})}{(V_{IN} - (R_{DSON} + DCR) \cdot I_{LIM})} \cdot \frac{1}{T_{ON-MIN}}$$

With  $R_{DSON} = 300 \text{ m}\Omega$ , DCR = 0.08  $\Omega$ , the worst condition is with  $V_{IN} = 38 \text{ V}$ ,  $I_{LIM} = 2.5 \text{ A}$ ; the maximum frequency to keep the output current limited during the short-circuit results 74 kHz.


The pulse-by-pulse mechanism, which reduces the switching frequency down to one eighth of the maximum  $F_{SW}$ , adjusted by the FSW pin, assures that a full effective output current limitation is 74 kHz \* 8 = 592 kHz.

If, with  $V_{IN}$  = 38 V, the switching frequency is set higher than 592 kHz, during short-circuit condition the system finds a different equilibrium with higher current. For example, with  $F_{SW}$  = 700 kHz and the output shorted to ground, the output current is limited around:

#### **Equation 5**

$$I_{OUT} = \frac{V_{IN} \cdot F_{SW}^* - V_F / T_{ON\_MIN}}{(DRC / T_{ON\_MIN}) + (R_{DSON} + DCR) \cdot F_{SW}^*} = 3.68A$$

where  $F_{SW}^*$  is 700 kHz divided by eight.





## 5.5 Enable function

The enable feature allows to put the device into standby mode. With the EN pin lower than 0.3 V the device is disabled and the power consumption is reduced to less than 30  $\mu$ A. With the EN pin lower than 1.2 V, the device is enabled. If the EN pin is left floating, an internal pull-down ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also V<sub>CC</sub> compatible.

## 5.6 Hysteretic thermal shutdown

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above 150 °C. Once the junction temperature returns to about 120 °C, the device restarts in normal operation. The sensing element is very close to the PDMOS area, so ensuring an accurate and fast temperature detection.



## 6 Application information

## 6.1 Input capacitor selection

The capacitor connected to the input must be capable of supporting the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.

So, the input capacitor must have an RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

#### **Equation 6**

$$I_{RMS} = I_{O} \cdot \sqrt{D - \frac{2 \cdot D^{2}}{\eta} + \frac{D^{2}}{\eta^{2}}}$$

where  $I_O$  is the maximum DC output current, *D* is the duty cycle,  $\eta$  is the efficiency. Considering  $\eta = 1$ , this function has a maximum of D = 0.5 and it is equal to  $I_O/2$ .

In a specific application, the range of possible duty cycles must be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as:

#### **Equation 7**

$$\mathsf{D}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{OUT}} + \mathsf{V}_{\mathsf{F}}}{\mathsf{V}_{\mathsf{INMIN}} - \mathsf{V}_{\mathsf{SW}}}$$

and

#### **Equation 8**

$$\mathsf{D}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{OUT}} + \mathsf{V}_{\mathsf{F}}}{\mathsf{V}_{\mathsf{INMAX}} - \mathsf{V}_{\mathsf{SW}}}$$

where  $V_F$  is the forward voltage on the freewheeling diode and  $V_{SW}$  is the voltage drop across the internal PDMOS.

The peak-to-peak voltage across the input capacitor can be calculated as:

#### **Equation 9**

$$V_{PP} = \frac{I_{O}}{C_{IN} \cdot F_{SW}} \cdot \left[ \left( 1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right] + ESR \cdot I_{O}$$

where ESR is the equivalent series resistance of the capacitor.

Given the physical dimension, ceramic capacitors can well meet the requirements of the input filter sustaining a higher input RMS current than electrolytic/tantalum types. In this case the equation of  $C_{IN}$  as a function of the target  $V_{PP}$  can be written as follows:



**Equation 10** 

$$C_{IN} = \frac{I_{O}}{V_{PP} \cdot F_{SW}} \cdot \left[ \left( 1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right]$$

neglecting the small ESR of the ceramic capacitors.

Considering  $\eta$  = 1, this function has its maximum in D = 0.5, therefore, given the maximum peak-to-peak input voltage (V<sub>PP MAX</sub>), the minimum input capacitor (C<sub>IN MIN</sub>) value is:

#### **Equation 11**

$$C_{IN\_MIN} = \frac{I_O}{2 \cdot V_{PP MAX} \cdot F_{SW}}$$

Typically  $C_{IN}$  is dimensioned to keep the maximum peak-peak voltage in the order of 1% of  $V_{INMAX}$ .

In Table 6 some multi-layer ceramic capacitors suitable for this device are reported.

Manufacturer	Series	Cap value (µF)	Rated voltage (V)			
Taiyo Yuden	UMK325BJ106MM-T	10	50			
	GMK325BJ106MN-T	10	35			
Murata	GRM32ER71H475K	4.7	50			

Table 6. Input MLC capacitors

A ceramic bypass capacitor, as close to the VCC and GND pins as possible, so that additional parasitic ESR and ESL are minimized, is suggested in order to prevent instability on the output voltage due to noise. The value of the bypass capacitor can go from 100 nF to 1  $\mu$ F.

### 6.2 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value, in order to have the expected current ripple, must be selected. The rule to fix the current ripple value is to have a ripple at 20% - 40% of the output current.

In continuous current mode (CCM), the inductance value can be calculated by the following equation:

#### **Equation 12**

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L} \cdot T_{ON} = \frac{V_{OUT} + V_{F}}{L} \cdot T_{OFF}$$

where  $T_{ON}$  is the conduction time of the internal high-side switch and  $T_{OFF}$  is the conduction time of the external diode [in CCM,  $F_{SW} = 1 / (T_{ON} + T_{OFF})$ ]. The maximum current ripple, at fixed  $V_{OUT}$ , is obtained at maximum  $T_{OFF}$  which is at minimum duty cycle (see Section 6.1 to calculate minimum duty). So, by fixing  $\Delta I_L = 20\%$  to 30% of the maximum output current, the minimum inductance value can be calculated:



#### **Equation 13**

$$L_{MIN} = \frac{V_{OUT} + V_F}{\Delta I_{MAX}} \cdot \frac{1 - D_{MIN}}{F_{SW}}$$

where  $F_{SW}$  is the switching frequency, 1 / (T<sub>ON</sub> + T<sub>OFF</sub>).

For example, for V<sub>OUT</sub> = 5 V, V<sub>IN</sub> = 24 V, I<sub>O</sub> = 2 A and F<sub>SW</sub> = 250 kHz, the minimum inductance value to have  $\Delta I_L$  = 30% of I<sub>O</sub> is about 28 µH.

The peak current through the inductor is given by:

#### **Equation 14**

$$I_{L, PK} = I_{O} + \frac{\Delta I_{L}}{2}$$

So, if the inductor value decreases, then the peak current (that must be lower than the minimum current limit of the device) increases. According to the maximum DC output current for this product family (2 A), the higher the inductor value, the higher the average output current that can be delivered, without triggering the overcurrent protection.

In *Table 7* some inductor part numbers are listed.

Table 7. Inductors							
Manufacturer Series Inductor value (µH) Saturation current							
Coilcraft	MSS1038	3.8 to 10	3.9 to 6.5				
Colicial	MSS1048	12 to 22	3.84 to 5.34				
Wurth	PD Type L	8.2 to 15	3.75 to 6.25				
vvuitii	PD Type M	2.2 to 4.7	4 to 6				
SUMIDA	CDRH6D226/HP	1.5 to 3.3	3.6 to 5.2				
SUMIDA	CDR10D48MN	6.6 to 12	4.1 to 5.7				

## 6.3 Output capacitor selection

The current in the capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge or discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor must be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

#### **Equation 15**

$$\Delta V_{OUT} = ESR \cdot \Delta I_{MAX} + \frac{\Delta I_{MAX}}{8 \cdot C_{OUT} \cdot f_{SW}}$$

Usually the resistive component of the ripple is much higher than the capacitive one, if the output capacitor adopted is not a multi-layer ceramic capacitor (MLCC) with very low ESR value.



The output capacitor is important also for loop stability: it fixes the double LC filter pole and the zero due to its ESR. *Section 6.4* illustrates how to consider its effect in the system stability.

For example, with  $V_{OUT} = 5 \text{ V}$ ,  $V_{IN} = 24 \text{ V}$ ,  $\Delta I_L = 0.6 \text{ A}$  (resulting by the inductor value), in order to have a  $\Delta V_{OUT} = 0.01 \cdot V_{OUT}$ , if the multi-layer ceramic capacitors are adopted, 10 µF are needed and the ESR effect on the output voltage ripple can be neglected. In the case of non-negligible ESR (electrolytic or tantalum capacitors), the capacitor is chosen taking into account its ESR value. So, in the case of 330 µF with ESR = 70 mΩ, the resistive component of the drop dominates and the voltage ripple is 43 mV.

The output capacitor is also important to sustain the output voltage when a load transient with high slew rate is required by the load. When the load transient slew rate exceeds the system bandwidth, the output capacitor provides the current to the load. So, if the high slew rate load transient is required by the application, the output capacitor and system bandwidth must be chosen in order to sustain the load transient.

Table 8: Output capacitors						
Manufacturer	Series	Cap value (µF)	Rated voltage (V)	<b>ESR (m</b> Ω)		
MURATA	GRM32	22 to 100	6.3 to 25	< 5		
MOIVAIA	GRM31	10 to 47	6.3 to 25	< 5		
PANASONIC	ECJ	10 to 22	6.3	< 5		
PANASONIC	EEFCD	10 to 68	6.3	15 to 55		
SANYO	TPA/B/C	100 to 470	4 to 16	40 to 80		
TDK	C3225	22 to 100	6.3	< 5		

In Table 8 some capacitor series are listed.

Table 8. Output capacitors

## 6.4 Compensation network

The compensation network must assure stability and good dynamic performance. The loop of the L7985 is based on the voltage mode control. The error amplifier is a voltage operational amplifier with high bandwidth. So, by selecting the compensation network, the E/A is considered as ideal, that is, its bandwidth is much larger than the system one.

The transfer functions of the PWM modulator and the output LC filter are studied (see *Figure 9*). The transfer function of the PWM modulator, from the error amplifier output (COMP pin) to the OUT pin, results:

#### **Equation 16**

$$G_{PW0} = \frac{V_{IN}}{V_s}$$

where  $V_S$  is the sawtooth amplitude. As seen in Section 5.1 on page 9, the voltage feed-forward generates a sawtooth amplitude directly proportional to the input voltage, that is:

**Equation 17** 

$$V_{S} = K \cdot V_{IN}$$



19/44

In this way the PWM modulator gain results constant and equal to:

#### **Equation 18**

$$G_{PW0} = \frac{V_{IN}}{V_s} = \frac{1}{K} = 18$$

The synchronization of the device with an external clock provided through the SYNCH pin can modify the PWM modulator gain (see *Section 5.1 on page 9* to understand how this gain changes and how to keep it constant in spite of the external synchronization).




Figure 9. The error amplifier, the PWM modulator, and the LC output filter

The transfer function on the LC filter is given by:

**Equation 19** 

$$G_{LC}(s) = \frac{1 + \frac{s}{2\pi \cdot f_{zESR}}}{1 + \frac{s}{2\pi \cdot Q \cdot f_{LC}} + \left(\frac{s}{2\pi \cdot f_{LC}}\right)^2}$$

where:

**Equation 20** 

$$f_{LC} = \frac{1}{2\pi \cdot \sqrt{L \cdot C_{OUT}} \cdot \sqrt{1 + \frac{ESR}{R_{OUT}}}}, \qquad f_{zESR} = \frac{1}{2\pi \cdot ESR \cdot C_{OUT}}$$

**Equation 21** 

$$Q = \frac{\sqrt{R_{OUT} \cdot L \cdot C_{OUT} \cdot (R_{OUT} + ESR)}}{L + C_{OUT} \cdot R_{OUT} \cdot ESR}, \qquad R_{OUT} = \frac{V_{OUT}}{I_{OUT}}$$



As seen in Section 5.3 on page 11, two different kinds of network can compensate the loop. In the following two paragraphs the guidelines to select the type II and type III compensation network are illustrated.

#### 6.4.1 Type III compensation network

The methodology to stabilize the loop consists of placing two zeroes to compensate the effect of the LC double pole, therefore increasing phase margin; then, to place one pole in the origin to minimize the DC error on regulated output voltage; and finally, to place other poles far from the zero dB frequency.

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a frequency higher than the desired bandwidth (that is:  $2\pi * \text{ESR} * C_{\text{OUT}} < 1 / \text{BW}$ ), the type III compensation network is needed. Multi-layer ceramic capacitors (MLCC) have very low ESR (< 1 m $\Omega$ ), with very high frequency zero, so a type III network is adopted to compensate the loop.


In *Figure 10* the type III compensation network is shown. This network introduces two zeroes ( $f_{Z1}$ ,  $f_{Z2}$ ) and three poles ( $f_{P0}$ ,  $f_{P1}$ ,  $f_{P2}$ ). They are expressed as:

#### **Equation 22**

$$f_{Z1} = \frac{1}{2\pi \cdot C_3 \cdot (R_1 + R_3)}, \qquad f_{Z2} = \frac{1}{2\pi \cdot R_4 \cdot C_4}$$


**Equation 23** 

$$f_{P0} = 0, \qquad f_{P1} = \frac{1}{2\pi \cdot R_3 \cdot C_3}, \qquad f_{P2} = \frac{1}{2\pi \cdot R_4 \cdot \frac{C_4 \cdot C_5}{C_4 + C_5}}$$



# In *Figure 11* the Bode diagram of the PWM and LC filter transfer function $(G_{PW0} \cdot G_{LC}(f))$ and the open-loop gain $(G_{LOOP}(f) = G_{PW0} \cdot G_{LC}(f) \cdot G_{TYPEIII}(f))$ are shown.








Figure 11. Open-loop gain: module Bode diagram

The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follows:

- 1. Choose a value for  $R_1$ , usually between 1 k $\Omega$  and 5 k $\Omega$ .
- 2. Choose a gain  $(R_4/R_1)$  in order to have the required bandwidth (BW), that means:

#### **Equation 24**

$$R_4 = \frac{BW}{f_{LC}} \cdot K \cdot R_1$$

where K is the feed-forward constant and 1/K is equal to 18.

3. Calculate  $C_4$  by placing the zero at 50% of the output filter double pole frequency ( $f_{LC}$ ):

#### **Equation 25**

$$C_4 = \frac{1}{\pi \cdot R_4 \cdot f_{LC}}$$

4. Calculate  $C_5$  by placing the second pole at four times the system bandwidth (BW):

#### **Equation 26**

$$C_5 = \frac{C_4}{2\pi \cdot R_4 \cdot C_4 \cdot 4 \cdot BW - 1}$$

5. Set also the first pole at four times the system bandwidth and also the second zero at the output filter double pole:

#### **Equation 27**

$$\mathsf{R}_3 = \frac{\mathsf{R}_1}{\frac{4 \cdot \mathsf{BW}}{\mathsf{f}_{\mathsf{LC}}} - 1}, \qquad \mathsf{C}_3 = \frac{1}{2\pi \cdot \mathsf{R}_3 \cdot 4 \cdot \mathsf{BW}}$$

The suggested maximum system bandwidth is equal to the switching frequency divided by 3.5 ( $F_{SW}$  / 3.5), anyhow, lower than 100 kHz if the  $F_{SW}$  is set higher than 500 kHz.



For example, with V<sub>OUT</sub> = 5 V, V<sub>IN</sub> = 24 V, I<sub>O</sub> = 2 A, L = 22  $\mu$ H, C<sub>OUT</sub> = 22  $\mu$ F, and ESR < 1 m $\Omega$ , the type III compensation network is:

$$R_1 = 4.99 k\Omega, \quad R_2 = 680 \Omega, \quad R_3 = 270 \Omega, \quad R_4 = 1.1 k\Omega, \quad C_3 = 4.7 nF, \quad C_4 = 47 nF, \quad C_5 = 1 nF$$

In *Figure 12* the module and phase of the open-loop gain is shown. The bandwidth is about 32 kHz and the phase margin is 51  $^{\circ}$ .




Figure 12. Open-loop gain Bode diagram with ceramic output capacitor

22/44




### 6.4.2 Type II compensation network

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a frequency lower than the desired bandwidth (that is:  $2\pi * \text{ESR} * \text{C}_{\text{OUT}} > 1 / \text{BW}$ ), this zero helps stabilize the loop. Electrolytic capacitors show non-negligible ESR (> 30 m $\Omega$ ), so with this kind of output capacitor the type II network combined with the zero of the ESR allows the stabilization of the loop.

In *Figure 13* the type II network is shown.

Figure 13. Type II compensation network




The singularities of the network are:

**Equation 28** 

$$f_{Z1} = \frac{1}{2\pi \cdot R_4 \cdot C_4}, \quad f_{P0} = 0, \quad f_{P1} = \frac{1}{2\pi \cdot R_4 \cdot \frac{C_4 \cdot C_5}{C_4 + C_5}}$$



In *Figure 14* the Bode diagram of the PWM and LC filter transfer function  $(G_{PW0} \cdot G_{LC}(f))$  and the open-loop gain  $(G_{LOOP}(f) = G_{PW0} \cdot G_{LC}(f) \cdot G_{TYPEII}(f))$  are shown.





The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follows:

- 1. Choose a value for  $R_1$ , usually between 1 k $\Omega$  and 5 k $\Omega$ , in order to have values of C4 and C5 not comparable with parasitic capacitance of the board.
- 2. Choose a gain  $(R_4/R_1)$  in order to have the required bandwidth (BW), that means:

#### **Equation 29**

$$\mathsf{R}_{4} = \left(\frac{\mathsf{f}_{\mathsf{ESR}}}{\mathsf{f}_{\mathsf{LC}}}\right)^{2} \cdot \frac{\mathsf{BW}}{\mathsf{f}_{\mathsf{ESR}}} \cdot \frac{\mathsf{V}_{\mathsf{S}}}{\mathsf{V}_{\mathsf{IN}}} \cdot \mathsf{R}_{1}$$

where  $f_{ESR}$  is the ESR zero:

#### **Equation 30**

$$f_{ESR} = \frac{1}{2\pi \cdot ESR \cdot C_{OUT}}$$

and  $V_S$  is the sawtooth amplitude. The voltage feed-forward keeps the ratio  $V_S/V_{IN}$  constant.

3. Calculate  $C_4$  by placing the zero one decade below the output filter double pole:

#### **Equation 31**

$$C_4 = \frac{10}{2\pi \cdot R_4 \cdot f_{LC}}$$

4. Then calculate  $C_3$  in order to place the second pole at four times the system bandwidth (BW):



**Equation 32** 

$$C_5 = \frac{C_4}{2\pi \cdot R_4 \cdot C_4 \cdot 4 \cdot BW - 1}$$

For example with V<sub>OUT</sub> = 5 V, V<sub>IN</sub> = 24 V, I<sub>O</sub> = 2 A, L = 22  $\mu$ H, C<sub>OUT</sub> = 330  $\mu$ F, ESR = 70 m $\Omega$ , the type II compensation network is:

 $R_1 = 1.1 k\Omega$ ,  $R_2 = 150 \Omega$ ,  $R_4 = 4.99 k\Omega$ ,  $C_4 = 180 nF$ ,  $C_5 = 180 pF$ 

In *Figure 15* the module and phase of the open-loop gain is shown. The bandwidth is about 36 kHz and the phase margin is 53  $^{\circ}$ .




Figure 15. Open-loop gain Bode diagram with electrolytic/tantalum output capacitor



### 6.5 Thermal considerations

The thermal design is important to prevent the thermal shutdown of the device if junction temperature goes above 150 °C. The three different sources of losses within the device are:

 a) conduction losses due to the non-negligible R<sub>DSON</sub> of the power switch; these are equal to:

#### **Equation 33**

$$\mathsf{P}_{\mathsf{ON}} = \mathsf{R}_{\mathsf{DSON}} \cdot (\mathsf{I}_{\mathsf{OUT}})^2 \cdot \mathsf{D}$$

where *D* is the duty cycle of the application and the maximum  $R_{DSON}$  overtemperature is 220 m $\Omega$ . Note that the duty cycle is theoretically given by the ratio between V<sub>OUT</sub> and V<sub>IN</sub>, but actually it is quite higher to compensate the losses of the regulator. So the conduction losses increase compared with the ideal case.

b) switching losses due to power MOSFET turn ON and OFF; these can be calculated as:

#### **Equation 34**

$$\mathsf{P}_{\mathsf{SW}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{OUT}} \cdot \frac{(\mathsf{T}_{\mathsf{RISE}} + \mathsf{T}_{\mathsf{FALL}})}{2} \cdot \mathsf{Fsw} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{OUT}} \cdot \mathsf{T}_{\mathsf{SW}} \cdot \mathsf{F}_{\mathsf{SW}}$$

where  $T_{RISE}$  and  $T_{FALL}$  are the overlap times of the voltage across the power switch (V<sub>DS</sub>) and the current flowing into it during turn ON and turn OFF phases, as shown in *Figure 16*. T<sub>SW</sub> is the equivalent switching time. For this device the typical value for the equivalent switching time is 40 ns.

c) Quiescent current losses, calculated as:

#### **Equation 35**

$$\mathsf{P}_{\mathsf{Q}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{Q}}$$

where  $I_Q$  is the quiescent current ( $I_Q = 2.4$  mA).

The junction temperature  $T_J$  can be calculated as:


#### **Equation 36**

$$T_J = T_A + Rth_{JA} \cdot P_{TOT}$$

where  $T_A$  is the ambient temperature and  $P_{TOT}$  is the sum of the power losses just seen.

Rth<sub>JA</sub> is the equivalent thermal resistance junction to ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The Rth<sub>JA</sub>, measured on the demonstration board described in the following paragraph, is about 60 °C/W for the VFDFPN package and about 40 °C/W for the HSOP package.





#### Figure 16. Switching losses

### 6.6 Layout considerations

The PC board layout of the switching DC/DC regulator is very important to minimize the noise injected in high impedance nodes and interference generated by the high switching current loops.

In a step-down converter, the input loop (including the input capacitor, the power MOSFET and the freewheeling diode) is the most critical one. This is due to the fact that the high value pulsed currents are flowing through it. In order to minimize the EMI, this loop must be as short as possible.

The feedback pin (FB) connection to the external resistor divider is a high impedance node, so the interference can be minimized by placing the routing of the feedback node as far as possible from the high current paths. To reduce the pick-up noise, the resistor divider must be placed very close to the device.

To filter the high frequency noise, a small bypass capacitor (220 nF - 1  $\mu$ F) can be added as close as possible to the input voltage pin of the device.

Thanks to the exposed pad of the device, the ground plane helps to reduce the thermal resistance junction to ambient; so a large ground plane enhances the thermal performance of the converter allowing high power conversion.



In *Figure 17* a layout example is shown.




Figure 17. Layout example



## 6.7 Application circuit

In Figure 18 the demonstration board application circuit is shown.




Figure 18. Demonstration board application circuit

		inponent iist	
Reference	Part number Description		Manufacturer
C1	UMK325BJ106MM-T	10 μF, 50 V	Taiyo Yuden
C2	GRM32ER61E226KE15	22 μF, 25 V	Murata
C3		3.3 nF, 50 V	
C4		33 nF, 50 V	
C5		100 pF, 50 V	
C6		470 nF, 50 V	
R1		4.99 kΩ, 1%, 0.1 W 0603	
R2		1.1 kΩ, 1%, 0.1 W 0603	
R3		330 Ω, 1%, 0.1 W 0603	
R4		1.5 kΩ, 1%, 0.1 W 0603	
R5		150 kΩ, 1%, 0.1 W 0603	
D1	STPS3L40	3A DC, 40 V	STMicroelectronics
L1	MSS1038-103NL	10 μH, 30%, 3.9 A, DCR <sub>MAX</sub> =35 mΩ	Coilcraft

#### Table 9. Component list








Figure 19. PCB layout: L7985 and L7985A (component side)

Figure 20. PCB layout: L7985 and L7985A (bottom side)



#### Figure 21. PCB layout: L7985 and L7985A (front side)







1.600

2.100

1.100

lo [A]






1.5


1 Io [A] 0.100


0.600



0.4







DocID022446 Rev 8




5

## 7 Application ideas

## 7.1 Positive buck-boost

The L7985 can implement the step-up/down converter with a positive output voltage.

*Figure 34* shows the schematic: one power MOSFET and one Schottky diode are added to the standard buck topology to provide a 12 V output voltage with input voltage from 4.5 V to 38 V.





The relationship between input and output voltage is:

**Equation 37** 

$$V_{OUT} = V_{IN} \cdot \frac{D}{1-D}$$

so the duty cycle is:

**Equation 38** 

$$D = \frac{V_{OUT}}{V_{OUT} + V_{IN}}$$

The output voltage isn't limited by the maximum operating voltage of the device (38 V), because the output voltage is sensed only through the resistor divider. The external power MOSFET maximum drain to source voltage, must be higher than output voltage; the maximum gate to source voltage must be higher than the input voltage (in *Figure 34*, if V<sub>IN</sub> is higher than 16 V, the gate must be protected through Zener diode and resistor).

The current flowing through the internal power MOSFET is transferred to the load only during the off-time, so according to the maximum DC switch current (2.0 A), the maximum output current for the buck-boost topology can be calculated from equation 39.



#### **Equation 39**

$$I_{SW} = \frac{I_{OUT}}{1-D} < 2 \text{ A}$$

where  $I_{SW}$  is the average current in the embedded power MOSFET in the on-time.

To chose the right value of the inductor and to manage transient output current, which can exceed the maximum output current calculated by equation 39 for a short time, also the peak current in the power MOSFET must be calculated. The peak current, shown in equation 40, must be lower than the minimum current limit (2.5 A).

#### **Equation 40**

$$I_{SW,PK} = \frac{I_{OUT}}{1 - D} \cdot \left[1 + \frac{r}{2}\right] < 2.5A$$
$$r = \frac{V_{OUT}}{I_{OUT} \cdot L \cdot F_{SW}} \cdot (1 - D)^2$$

where *r* is defined as the ratio between the inductor current ripple and the inductor DC current:

So, in the buck-boost topology the maximum output current depends on the application conditions (firstly input and output voltage, secondly switching frequency and inductor value).

In *Figure 35.* the maximum output current for the above configuration is depicted varying the input voltage from 4.5 V to 38 V.

The dashed line considers a more accurate estimation of the duty cycles given by equation 41, where power losses across diodes, external power MOSFET, and internal power MOSFET are taken into account.




Figure 35. Maximum output current according to max. DC switch current (2.0 A):  $V_{O}$ = 12 V



#### Equation 41

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}} + 2 \cdot \mathsf{V}_{\mathsf{D}}}{\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{SW}} - \mathsf{V}_{\mathsf{SWE}} + \mathsf{V}_{\mathsf{OUT}} + 2 \cdot \mathsf{V}_{\mathsf{D}}}$$

where  $V_D$  is the voltage drop across the diodes,  $V_{SW}$  and  $V_{SWE}$  across the internal and external power MOSFET.

### 7.2 Inverting buck-boost

The L7985 device can implement the step-up/down converter with a negative output voltage.

*Figure 34* shows the schematic to regulate -5 V: no further external components are added to the standard buck topology.

The relationship between input and output voltage is:

#### **Equation 42**


$$V_{OUT} = -V_{IN} \cdot \frac{D}{1-D}$$

so the duty cycle is:

#### **Equation 43**

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{IN}}}$$

As in the positive one, in the inverting buck-boost the current flowing through the power MOSFET is transferred to the load only during the off-time. So, according to the maximum DC switch current (2.0 A), the maximum output current can be calculated from equation 38, where the duty cycle is given by equation 42.



The GND pin of the device is connected to the output voltage so, given the output voltage, the input voltage range is limited by the maximum voltage the device can withstand across





VCC and GND (38 V). Therefore, if the output is -5 V, the input voltage can range from 4.5 V to 33 V.

As in the positive buck-boost, the maximum output current according to application conditions is shown in *Figure 37*. The dashed line considers a more accurate estimation of the duty cycles given by equation 44, where power losses across diodes and the internal power MOSFET are taken into account.

**Equation 44** 

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{D}}}{-\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{SW}} + \mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{D}}}$$








# 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



## 8.1 VFDFPN10 (3 x 3 x 1.0 mm) package information



#### Figure 38. VFDFPN10 (3 x 3 x 1.0 mm) package outline





Table To. VEDEENTO (5 X 5 X 1.0 mm) package mechanical data			
Symbol	mm		
Symbol	Min.	Тур.	Max.
А	0.80	0.90	1.00
A1		0.02	0.05
A2	0.55	0.65	0.80
A3		0.20	
b	0.18	0.25	0.30
D	2.85	3.00	3.15
D2	2.20		2.70
E	2.85	3.00	3.15
E2	1.40		1.75
e		0.50	
L	0.3	0.40	0.5
ddd			0.08

Table 10. VFDFPN10 (3 x 3 x 1.0 mm) package mechanical data



## 8.2 HSOP8 package information




Figure 39. HSOP8 package outline



Table 11. HSOP8 package mechanical data			
Symbol	mm		
Symbol	Min.	Тур.	Max.
A			1.70
A1	0.00		0.15
A2	1.25		
b	0.31		0.51
С	0.17		0.25
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27	
h	0.25		0.50
L	0.40		1.27
k	0.00		8.00
CCC			0.10

Table 11. HSOP8 package mechanical data



# 9 Ordering information

Table 12. Order code

Order code	Package	Packing
L7985A	HSOP8	Tube
L7985TR	VFDFPN10	Tape and reel
L7985ATR	HSOP8	Tape and reel

42/44



# 10 Revision history

Date	Revision	Changes
07-Nov-2011	1	Initial release.
01-Mar-2012	2	Section 8: Package information has been updated.
16-Oct-2012	3	In Section 5.6 changed temperature value from 130 to 120 °C.
18-Mar-2014	4	Updated text below Equation 4 on page 13 (replaced "DRC" by "DCR"). Numbered on page 22, Equation 28 on page 23, and Equation 32 on page 25. Updated Section 6.4.2: Type II compensation network on page 23 (added " $\Omega$ " to "1 k $\Omega$ and 5 k $\Omega$ " in 1. on page 24). Updated Figure 34: Positive buck-boost regulator on page 33 (replaced by a new figure). Updated Section 8: Package information on page 37 (reversed order of Figure 38 and Table 10, and Figure 39 and Table 11, minor modifications). Updated cross-references throughout document. Minor modifications throughout document.
02-May-2014	5	Updated <i>Table 12: Order code on page 40</i> (removed the L7985 order code related to the VFQFPN10 in tube).
24-Jun-2014	6	Updated <i>Figure 1: Application circuit on page 1</i> (replaced by new figure). Minor modifications throughout document.
05-Sep-2014	7	Updated <i>Figure 1: Application circuit on page 1</i> (replaced by new figure). Updated <i>Section 5.1: Oscillator and synchronization on page 9</i> (added "typically" between "frequency" and "works", and "The SYNCH circuitry is also able to synchronize with a slightly lower external frequency, so the frequency pre-adjustment with the same resistor on the FSW pin, as described below, is suggested for a proper operation."). Minor modifications throughout document.
02-Oct-2018	8	Updated Section 8.1: VFDFPN10 (3 x 3 x 1.0 mm) package information.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

