

Absolute Maximum Ratings

(Voltages Referenced to GND)

V+	-0.3V to +44V	Peak Current COM_, NO_, NC_ (pulsed at 1ms, 10% duty cycle)	±100mA
V-	-44V to +0.3V	Continuous Power Dissipation (T _A = +70°C)	
V+ to V-	-0.3V to +44V	16-Pin TSSOP (derate 9.4mW/°C above +70°C)	755mW
IN_	(V- - 0.3V) to (V- + 40V)	16-Pin SO (derate 8.7mW/°C above +70°C)	696mW
NO_, NC_ to COM_ (Note1)	-40V to +40V	16-Pin Plastic DIP (derate 10.53mW/°C above +70°C)	842mW
COM_, NO_, NC_ Voltage with Power On (Note 1)	-36V to +36V	Operating Temperature Range	-40°C to +85°C
COM_, NO_, NC_ Voltage with Power Off (Note 1)	-40V to +40V	Junction Temperature	+150°C
Continuous Current (any terminal)	±30mA	Storage Temperature Range	-65°C to +160°C
		Lead Temperature (soldering, 10s)	+300°C

Note 1: COM_, NO_, and NC_ pins are fault protected. Signals on COM_, NO_, and NC_ exceeding -36V to +36V may damage the device during power-on conditions. When the power is off, the maximum range is -40V to +40V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: SOIC	
Outline Number	21-0041
PACKAGE TYPE: PDIP	
Outline Number	21-0043
PACKAGE TYPE: TSSOP	
Outline Number	21-0066

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

DG411F/DG412F/ DG413F

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Electrical Characteristics— ±15V Dual Supplies

(V+ = +15V, V- = -15V, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Fault-Free Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}		E	V-		V+	V
On-Resistance	R _{ON}	I _{COM_} = 10mA, V _{NO_} , V _{NC_} = ±10V	+25°C		25	35	Ω
			E			45	
On-Resistance Match Between Channels (Note 4)	ΔR _{ON}	I _{COM_} = 10mA, V _{NO_} , V _{NC_} = ±10V	+25°C		0.2	1.5	Ω
			E			2.0	
On-Resistance Flatness	R _{FLAT(ON)}	I _{COM_} = 10mA, V _{NO_} , V _{NC_} = ±5V, 0	+25°C		1.0	3	Ω
			E			4	
NO_ , NC_ Off-Leakage Current (Note 5)	I _{NO_(OFF)} , I _{NC_(OFF)}	V _{COM_} = ±10V, V _{NO_} , V _{NC_} = > 10V	+25°C	-0.25	+0.025	+0.25	nA
			E	-30		+30	
COM_ Off-Leakage Current (Note 5)	I _{COM_(OFF)}	V _{COM_} = ±10V, V _{NO_} , V _{NC_} = > 10V	+25°C	-0.25	+0.025	+0.25	nA
			E	-30		+30	
COM_ On-Leakage Current (Note 5)	I _{COM_(ON)}	V _{COM_} = ±10V, V _{NO_} , V _{NC_} = ±10V or floating	+25°C	-0.5	+0.025	+0.5	nA
			E	-40		+40	
FAULT							
Fault-Protected Analog SignalRange	V _{COM_} , V _{NO_} , V _{NC_}	V+ = +15V, V- = -15V	E	-36		+36	V
		V+ = 0, V- = -15V	E	-36		+36	
		V+ = V- = 0	E	-40		+40	
NO_ or NC_ Off-Leakage Current	I _{NO_} , I _{NC_}	V _{NO_} , V _{NC_} = ±36V	+25°C	-1		+1	μA
			E	-10		+10	
COM_ Off-Leakage Current	I _{COM_}	V _{COM_} = ±36V	+25°C	-1		+1	μA
			E	-10		+10	
NO_ or NC_ Leakage Current	I _{NO_} , I _{NC_}	V _{NO_} , V _{NC_} = ±40V, V+ = V- = 0	+25°C	-1		+1	μA
			E	-10		+10	
COM_ Leakage Current	I _{COM_}	V _{COM_} = ±40V, V+ = V- = 0	+25°C	-1		+1	μA
			E	-10		+10	
NO_ or NC_ Off-Leakage Current	I _{NO_} , I _{NC_}	V+ = 0, V- = -15V, V _{NO_} , V _{NC_} = ±36V	+25°C	-1		+1	μA
			E	-10		+10	
COM_ Off-Leakage Current	I _{COM_}	V+ = 0, V- = -15V, V _{COM_} = ±36V	+25°C	-1		+1	μA
			E	-10		+10	
Fault-Trip Threshold			E	V- - 0.4		V+ + 0.4	V
± Fault Output Turn-Off Delay		V _{NO_} , V _{NC_} = ±36V, R _L = 1kΩ	E		20		ns
± Fault Recovery Time		V _{NO_} , V _{NC_} = ±36V, R _L = 1kΩ	E		1		μs
SWITCH DYNAMICS							
Turn-On Time	t _{ON}	V _{NO_} or V _{NC_} = ±10V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		70	175	ns
			E			220	
Turn-Off Time	t _{OFF}	V _{NO_} or V _{NC_} = ±10V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		55	145	ns
			E			160	

DG411F/DG412F/ DG413F

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Electrical Characteristics— ±15V Dual Supplies (continued)

(V+ = +15V, V- = -15V, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
Break-Before-Make Time Delay (DG413F only) (Note 6)	t _{BBM}	V _{NO_} or V _{NC_} = ±10V, R _L = 100Ω, C _L = 10pF, Figure 3	+25°C	2	15		ns
			E	1			
Charge Injection	Q	V _{GEN} = 0, R _{GEN} = 0, C _L = 1nF, Figure 4	+25°C		5		pC
NO_ or NC_ Off-Capacitance	C _{N_(OFF)}	f = 1MHz, Figure 5	+25°C		15		pF
COM_ Off-Capacitance	C _{COM_(OFF)}	f = 1MHz, Figure 5	+25°C		15		pF
COM_ On-Capacitance	C _{COM_(ON)}	f = 1MHz, Figure 5	+25°C		47		pF
Off-Isolation (Note 7)	V _{ISO}	f = 1MHz, R _L = 50Ω, C _L = 15pF, P _{IN} = 0dBm, Figure 6	+25°C		-65		dB
Channel-to-Channel Crosstalk (Note 8)	V _{CT}	f = 1MHz, R _L = 50Ω, C _L = 15pF, P _{IN} = 0dBm, Figure 6	+25°C		-105		dB
LOGIC INPUT							
Input Logic High	V _{IH}		E	2.4			V
Input Logic Low	V _{IL}		E			0.8	V
Input Leakage Current	I _{IN}	V _{IN_} = 0 or V+	E	-1		+1	μA
POWER SUPPLY							
Power-Supply Range	V+, V-		E	±4.5		±20	V
V+ Supply Current	I+	All V _{IN_} = +5V, V _{COM_} = 0	+25°C		355	600	μA
			E			800	
		All V _{IN_} = 0 or V+, V _{COM_} = 0	+25°C		155	300	
			E			400	
V- Supply Current	I-	All V _{IN_} = +5V, V _{COM_} = 0	+25°C		155	250	μA
			E		325		
		All V _{IN_} = 0 or V+, V _{COM_} = 0	+25°C		155	250	
			E		325		
GND Supply Current	I _{GND}	All V _{IN_} = +5V, V _{COM_} = 0	+25°C		200	350	μA
			E		475		
		All V _{IN_} = 0 or V+, V _{COM_} = 0	+25°C		0.1	1	
			E			10	

DG411F/DG412F/ DG413F

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

Electrical Characteristics— Single +12V Supply

(V+ = +12V, V- = 0, V_{IH} = +2.4V, V_{IL} = +0.8V, GND = 0, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Fault-Free Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}		E	V-		V+	V
On-Resistance	R _{ON}	I _{COM_} = 1mA, V _{NO_} , V _{NC_} = +10V	+25°C	25	35		Ω
			E	45			
On-Resistance Match Between Channels (Note 4)	ΔR _{ON}	I _{COM_} = 1mA, V _{NO_} , V _{NC_} = +10V	+25°C	0.2	1.5		Ω
			E	2.0			
NO_ , NC_ Off-Leakage Current (Note 5)	I _{NO_ (OFF)} , I _{NC_ (OFF)}	V _{COM_} = +1V, +10V, V _{NO_} , V _{NC_} = +10V, +1V	+25°C	-0.25	+0.025	+0.25	nA
			E	-30		+30	
COM_ Off-Leakage Current (Note 5)	I _{COM_ (OFF)}	V _{COM_} = +1V, +10V, V _{NO_} , V _{NC_} = +10V, +1V	+25°C	-0.25	+0.025	+0.25	nA
			E	-30		+30	
COM_ On-Leakage Current (Note 5)	I _{COM_ (ON)}	V _{COM_} = +1V, +10V, V _{NO_} , V _{NC_} = +1V, +10V, or floating	+25°C	-0.5	+0.025	+0.5	nA
			E	-40		+40	
FAULT							
Fault-Protected Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}	Power on	E	-36		+36	V
		Power off	E	-40		+40	
NO_ or NC_ Off-Leakage Current (Note 5)	I _{NO_} , I _{NC_}	V _{NO_} , V _{NC_} = ±36V	+25°C	-1		+1	μA
			E	-10		+10	
COM_ Off-Leakage Current (Note 5)	I _{COM_}	V _{NO_} , V _{NC_} = ±36V	+25°C	-1		+1	μA
			E	-10		+10	
NO_ or NC_ Leakage Current (Note 5)	I _{NO_} , I _{NC_}	Supplies off, V _{NO_} , V _{NC_} = ±40V	+25°C	-1		+1	μA
			E	-10		+10	
COM_ Leakage Current (Note 5)	I _{COM_}	Supplies off, V _{NO_} , V _{NC_} = ±40V	+25°C	-1		+1	μA
			E	-10		+10	
+Fault Output Turn-Off Delay		V _{NO_} , V _{NC_} = ±36V, R _L = 1kΩ	E		20		ns
+Fault Recovery Time		V _{NO_} , V _{NC_} = ±36V, R _L = 1kΩ	E		1		μs
SWITCH DYNAMICS							
Turn-On Time	t _{ON}	V _{NO_} or V _{NC_} = +10V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C	120	250		ns
			E		315		
Turn-Off Time	t _{OFF}	V _{NO_} or V _{NC_} = ±10V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C	70	125		ns
			E		140		
Break-Before-Make Time Delay (DG413F only) (Note 6)	t _{BBM}	V _{NO_} or V _{NC_} = ±10V, R _L = 100Ω, C _L = 10pF, Figure 3	+25°C	2	50		ns
			E	1			

Electrical Characteristics (continued)

($V_+ = +12V$, $V_- = 0$, $V_{IH} = +2.4V$, $V_{IL} = +0.8V$, $GND = 0$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T_A	MIN	TYP	MAX	UNITS
Charge Injection	Q	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1nF$, Figure 4	$+25^\circ C$		5		pC
LOGIC INPUT							
Input Logic High	V_{IH}		E	2.4			V
Input Logic Low	V_{IL}		E			0.8	V
Input Leakage Current (Note 5)	I_{IN}	$V_{IN} = 0$ or V_+	E	-1		+1	μA
POWER SUPPLY							
Power-Supply Range	V_+ , V_-		E	+9		+36	V
V+ Supply Current	I_+	All $V_{IN_} = +5V$, $V_{COM_} = +6V$	$+25^\circ C$		180	350	μA
			E			450	
		All $V_{IN_} = 0$ or V_+ , $V_{COM_} = +6V$	$+25^\circ C$		85	150	
			E			250	

Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.

Note 3: Electrical specifications at $-40^\circ C$ are not production tested and guaranteed by design.

Note 4: $\Delta R_{ON} = \Delta R_{ON(MAX)} - \Delta R_{ON(MIN)}$.

Note 5: Leakage parameters are 100% tested at maximum rated temperature and with dual supplies and guaranteed by design at $+25^\circ C$.










Note 6: Guaranteed by design.

Note 7: Off-Isolation = $20 \log_{10} [V_{COM}/(V_{NC} \text{ or } V_{NO})]$, V_{COM} = output, V_{NC} or V_{NO} = input to off switch.

Note 8: Between any two switches.

Typical Operating Characteristics


($T_A = +25^\circ\text{C}$, unless otherwise noted.)




Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)


TURN-ON/TURN-OFF TIMES
vs. SUPPLY VOLTAGE (SINGLE SUPPLY)




TURN-ON/TURN-OFF TIMES
vs. TEMPERATURE (DUAL SUPPLIES)




TURN-ON/TURN-OFF TIMES
vs. TEMPERATURE (SINGLE SUPPLY)




FREQUENCY RESPONSE




TOTAL HARMONIC DISTORTION
vs. FREQUENCY



FAULT CURRENT vs. FAULT VOLTAGE
(DUAL SUPPLIES)









FAULT CURRENT vs. FAULT VOLTAGE
(SINGLE SUPPLY)



Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)



DG411F/DG412F/
DG413F

Quad, Rail-to-Rail, Fault-Protected,
SPST Analog Switches

Pin Configurations

TOP VIEW

DIP/TSSOP/SO

DG411F	
LOGIC	SWITCH
0	ON
1	OFF

N.C. = NOT CONNECTED. SWITCHES SHOWN FOR LOGIC 0 INPUT.
ALL SWITCHES ARE OFF WITH POWER REMOVED.

TOP VIEW

DIP/TSSOP/SO

DG412F	
LOGIC	SWITCH
0	OFF
1	ON

DIP/TSSOP/SO

DG413F		
LOGIC	SWITCHES 1, 4	SWITCHES 2, 3
0	OFF	ON
1	ON	OFF

N.C. = NOT CONNECTED. SWITCHES SHOWN FOR LOGIC "0" INPUT.
ALL SWITCHES ARE OFF WITH POWER REMOVED

Pin Description

PIN			NAME	FUNCTION
DG411F	DG412F	DG413F		
1, 16, 9, 8	1, 16, 9, 8	1, 16, 9, 8	IN1, IN2, IN3, IN4	Logic Control Digital Inputs
2, 15, 10, 7	2, 15, 10, 7	2, 15, 10, 7	COM1, COM2, COM3, COM4	Analog Switch Common Terminals
3, 14, 11, 6	—	—	NC1, NC2, NC3, NC4	Analog Switch Normally Closed Terminals
—	3, 14, 11, 6	—	NO1, NO2, NO3, NO4	Analog Switch Normally Open Terminals
—	—	3, 6	NO1, NO4	Analog Switch Normally Open Terminals
—	—	14, 11	NC2, NC3	Analog Switch Normally Closed Terminals
4	4	4	V-	Negative-Supply Voltage Input. Connect to GND for single-supply operation. Bypass with a 0.1μF capacitor to GND.
5	5	5	GND	Ground. Connect to digital ground.
12	12	12	N.C.	No Connection. Not internally connected.
13	13	13	V+	Positive-Supply Voltage Input. Bypass with a 0.1μF capacitor to GND.

Detailed Description

The DG411F/DG412F/DG413F are fault-protected CMOS analog switches with unique operation and construction. These switches differ considerably from traditional fault-protection switches, with several advantages. First, they are constructed with two parallel FETs, allowing very low on-resistance when the switch is on. Second, they allow signals on the NO_ or NC_ pins that are within, or slightly beyond, the supply rails to be passed through the switch to the COM_ terminal (or vice versa), allowing true rail-to-rail signal operation. Third, the DG411F/DG412F/DG413F have the same fault-protection performance on any of the NO_, NC_, or COM_ switch inputs. Operation is identical for both fault polarities. The fault protection extends to ±36V from GND with ±15V supplies.

During a fault condition, the particular overvoltage input (COM_, NO_, NC_) pin becomes high impedance regardless of the switch state or load resistance. When power is removed, the fault protection is still in effect. In this case, the COM_, NO_, or NC_ terminals are a virtual open circuit. The fault can be up to ±40V with power off. The switches turn off when V+ is not powered, regardless of V-.

Pin Compatibility

These switches have identical pinouts to common non-fault-protected CMOS switches. They allow for carefree direct replacement in existing printed circuit boards since the NO_, NC_, and COM_ pins of each switch are fault protected.

Internal Construction

Internal construction is shown in Figure 1, with the analog signal paths shown in bold. A single NO switch is shown. The NC configuration is identical except the logic-level translator becomes an inverter. The analog switch is formed by the parallel combination of N-channel FET (N1) and P-channel FET (P1), which are driven on and off simultaneously according to the input fault condition and the logic-level state.

Normal Operation

Two comparators continuously compare the voltage on the COM_, NO_, and NC_ pins with V+ and V-. When the signal on COM_, NO_, or NC_ is between V+ and V-, the switch acts normally, with FETs N1 and P1 turning on and off in response to IN_ signals. The parallel combination of N1 and P1 forms a low-value resistor between NO_ (or NC_) and COM_ so that signals pass equally well in either direction.

Positive Fault Condition

When the signal on NO_ (or NC_) and COM_ exceeds V+ by about 50mV, the high-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) and COM_ pins high impedance regardless of the switch state. If the switch state is off, all FETs are turned off and both NO_ (or NC_) and COM_ are high impedance.

Negative Fault Condition

When the signal on NO_ (or NC_) and COM_ exceeds V- by about 50mV, the low-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) and COM_ pins high impedance regardless of the switch state. If the switch state is off, all FETs are turned off and both NO_ (or NC_) and COM_ are high impedance.

Transient Fault Response and Recovery

When a fast rise-time and fall-time transient on NO_, NC_, or COM_ exceeds V+ or V-, the output follows the input to the supply rail with only a few nanoseconds delay. This delay is due to the switch on-resistance and circuit capacitance to ground. When the input transient returns to within the supply rails, however, there is a longer output recovery time delay. For positive faults, the recovery time is typically 1μs. For negative faults, the recovery time is typically 0.5μs. These values depend on the output resistance and capacitance, and are not production tested or guaranteed. The delays are not dependent on the fault amplitude. Higher load resistance and capacitance increase recovery times.

Fault-Protection Voltage and Power Off

The maximum fault voltage on the NO_ (or NC_) and COM_ pins is ±36V with power applied and ±40V with power off.

Failure Modes

Exceeding the fault-protection voltage limits on NO_, NC_, or COM_, even for very short periods, can cause the device to fail. See the Absolute Maximum Ratings. The failure modes may not be obvious, and failure in one switch may or may not affect other switches in the same package.

Ground

There is no galvanic connection between the analog signal paths and GND. The analog signal paths consist of an N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to V+ and V- by the logic-level translators. However, the potential of the analog signals must be defined or at least limited with respect to GND. V+ and GND power the internal logic and logic-level translators and set the input logic thresholds. The logic-level translators convert the logic levels to switched V+ and V- signals to drive the gates of the analog switches. This drive signal is the only connection between the power supplies and the analog signals.

IN_ Logic-Level Thresholds

The logic-level thresholds are CMOS and TTL compatible when V+ is +15V. As V+ is raised, the threshold increases slightly, and when V+ reaches 25V, the level threshold is about 2.3V, above the TTL output high-level minimum of 2.4V, but still compatible with CMOS outputs (see the *Typical Operating Characteristics*). V- has no effect on the logic-level thresholds.

Bipolar Supplies

The DG411F/DG412F/DG413F operate with bipolar supplies between ±4.5V and ±20V. The V+ and V- supplies need not be symmetrical, but their difference cannot exceed the absolute maximum rating of 44V.

Single Supply

The DG411F/DG412F/DG413F operate from a single supply between +9V and +36V when V- is connected to GND.

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

NORMALLY OPEN SWITCH CONSTRUCTION

HIGH FAULT

LOW FAULT

ON

COM_

DG411F
DG412F
DG413F

ESD DIODE

The circuit diagram shows the DG411F/DG412F/DG413F CMOS transmission gate in a single-supply configuration. The input signal $V_{IN_}$ is connected to the COM. pin. The NO. OR NC. pin is connected to a 10V supply. The V+ pin is also connected to 10V, and the V- pin is connected to GND (0V). The output V_{OUT} is taken from the COM. pin, which is connected to a load resistor R_L and a load capacitor C_L to ground. The timing diagram illustrates the input signal $V_{IN_}$ as a square wave between 0V and 3V. The output signal V_{OUT} shows the corresponding switching behavior, with the output rising from 0V to 10V during the input high phase and falling from 10V to 0V during the input low phase. The 50% and 90% voltage levels are marked on both signals to define the propagation delay t_{OFF} and the turn-on time t_{ON} .

www.maximintegrated.com

Test Circuits/Timing Diagrams (continued)




Figure 3. DG413F Break-Before-Make Interval




Figure 4. Charge Injection

Test Circuits/Timing Diagrams (continued)




Figure 5. COM_, NO_, NC_ Capacitance




Figure 6. Frequency Response, Off-Isolation, and Crosstalk

DG411F/DG412F/
DG413F

Quad, Rail-to-Rail, Fault-Protected,
SPST Analog Switches

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DG411 FEUE	-40°C to +85°C	16 TSSOP
DG411FDY	-40°C to +85°C	16 SO
DG411FDJ	-40°C to +85°C	16 Plastic DIP
DG412 FEUE	-40°C to +85°C	16 TSSOP
DG412FDY	-40°C to +85°C	16 SO
DG412FDJ	-40°C to +85°C	16 Plastic DIP
DG413 FEUE	-40°C to +85°C	16 TSSOP
DG413FDY	-40°C to +85°C	16 SO
DG413FDJ	-40°C to +85°C	16 Plastic DIP

Chip Information

TRANSISTOR COUNT: 251

PROCESS: CMOS

SUBSTRATE CONNECTED TO: V+

DG411F/DG412F/
DG413F

Quad, Rail-to-Rail, Fault-Protected,
SPST Analog Switches

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/02	Initial release	—
1	3/21	Updated <i>Electrical Characteristics</i> tables and <i>Package Information</i> table	2, 4, 11

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.