# **TABLE OF CONTENTS**

| Features   |
|--|
| Applications1  |
| General Description1                                   |
| Functional Block Diagrams1                             |
| Revision History                                       |
| Specifications   |
| Electrical Characteristics—5 V Operation               |
| Electrical Characteristics—3.3 V Operation             |
| Electrical Characteristics—Mixed 5 V/3.3 V Operation 5 |
| Electrical Characteristics—Mixed 3.3 V/5 V Operation 6 |
| Package Characteristics7                               |
| Regulatory Information7                                |
| Insulation and Safety-Related Specifications7          |
| DIN V VDE V 0884-10 (VDE V 0884-10) Insulation         |
| Characteristics  |
| Recommended Operating Conditions 8                     |

## **REVISION HISTORY**

3/15—Rev.0 to Rev. A

Change to Minimum Supply Voltage Parameter (Throughout).. 1 11/12—Revision 0: Initial Version

| Absolute Maximum Ratings                           | 9 |
|--|---|
| ESD Caution  | 9 |
| Pin Configurations and Function Descriptions 1     | 0 |
| Typical Performance Characteristics 1              | 3 |
| Applications Information1                          | 5 |
| PC Board Layout1                                   | 5 |
| System-Level ESD Considerations and Enhancements 1 | 5 |
| Propagation Delay-Related Parameters1              | 5 |
| DC Correctness and Magnetic Field Immunity 1       | 5 |
| Power Consumption1                                 | 6 |
| Insulation Lifetime1                               | 7 |
| Outline Dimensions                                 | 8 |
| Ordering Guide1                                    | 8 |
| Automotive Products1                               | 8 |

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range of 4.5 V  $\leq V_{DD1} \leq 5.5$  V, 4.5 V  $\leq V_{DD2} \leq 5.5$  V, and  $-40^{\circ}$ C  $\leq T_A \leq 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

### Table 1.

|                          |                    |      | WA Grac | le  |     | WB Gra | de  |       |                                 |
|--------------------------|--------------------|------|---------|-----|-----|--------|-----|-------|---------------------------------|
| Parameter                | Symbol             | Min  | Тур     | Max | Min | Тур    | Max | Unit  | <b>Test Conditions/Comments</b> |
| SWITCHING SPECIFICATIONS |                    |      |         |     |     |        |     |       |                                 |
| Data Rate                |                    |      |         | 1   |     |        | 10  | Mbps  | Within PWD limit                |
| Propagation Delay        | tphl, tplh         | 50   | 65      | 100 | 18  | 32     | 36  | ns    | 50% input to 50% output         |
| Pulse Width Distortion   | PWD                |      |         | 40  |     |        | 3.5 | ns    | tplh — tphl                     |
| Change vs. Temperature   |                    |      | 11      |     |     | 5      |     | ps/°C |                                 |
| Pulse Width              | PW                 | 1000 |         |     | 100 |        |     | ns    | Within PWD limit                |
| Propagation Delay Skew   | t <sub>PSK</sub>   |      |         | 50  |     |        | 15  | ns    | Between any two units           |
| Channel Matching         |                    |      |         |     |     |        |     |       |                                 |
| Codirectional            | t <sub>PSKCD</sub> |      |         | 50  |     |        | 3.5 | ns    |                                 |
| Opposing-Direction       | <b>t</b> pskod     |      |         | 50  |     |        | 6   | ns    |                                 |

#### Table 2.

|                |                  | 1 M | bps—WA, W | /B Grades | 1   | 0 Mbps— | WB Grade |      |                                 |
|----------------|------------------|-----|-----------|-----------|-----|---------|----------|------|---------------------------------|
| Parameter      | Symbol           | Min | Тур       | Max       | Min | Тур     | Max      | Unit | <b>Test Conditions/Comments</b> |
| SUPPLY CURRENT |                  |     |           |           |     |         |          |      |                                 |
| ADuM4400W      | I <sub>DD1</sub> |     | 2.9       | 3.5       |     | 9.0     | 11.6     | mA   |                                 |
|                | I <sub>DD2</sub> |     | 1.2       | 2.0       |     | 3.0     | 5.5      | mA   |                                 |
| ADuM4401W      | I <sub>DD1</sub> |     | 2.5       | 3.2       |     | 7.4     | 10.6     | mA   |                                 |
|                | I <sub>DD2</sub> |     | 1.6       | 2.4       |     | 4.4     | 6.5      | mA   |                                 |
| ADuM4402W      | I <sub>DD1</sub> |     | 2.0       | 2.8       |     | 6.0     | 7.5      | mA   |                                 |
|                | I <sub>DD2</sub> |     | 2.0       | 2.8       |     | 6.0     | 7.5      | mA   |                                 |

## Table 3. For All Models

| Parameter                                   | Symbol                              | Min                    | Тур   | Max  | Unit    | Test Conditions/Comments   |
|---|-------------------------------------|------------------------|-------|------|---------|--|
| DC SPECIFICATIONS                           |                                     |                        |       |      |         |  |
| Logic High Input Threshold                  | VIH                                 | 2.0                    |       |      | V       |  |
| Logic Low Input Threshold                   | VIL                                 |                        |       | 0.8  | V       |  |
| Logic High Output Voltage                   | V <sub>OH</sub>                     | V <sub>DDx</sub> - 0.1 | 5.0   |      | V       | $I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$                            |
|   |                                     | V <sub>DDx</sub> -0.4  | 4.8   |      | V       | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$                             |
| Logic Low Output Voltage                    | Vol                                 |                        | 0.0   | 0.1  | V       | $I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$                             |
|   |                                     |                        | 0.04  | 0.1  | V       | $I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$                               |
|   |                                     |                        | 0.2   | 0.4  | V       | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$                              |
| Input Current per Channel                   | h                                   | -10                    | +0.01 | +10  | μA      | $0~V \leq V_{lx} \leq V_{DDx}$   |
| VE <sub>x</sub> Input Pull-up Current       | IPU                                 | -10                    | -3    |      | μΑ      | $VE_x = 0 V$   |
| Tristate Leakage Current per Channel        | loz                                 | -10                    | +0.01 | +10  | μA      |  |
| Supply Current per Channel                  |                                     |                        |       |      |         |  |
| Quiescent Input Supply Current              | I <sub>DDI(Q)</sub>                 |                        | 0.57  | 0.83 | mA      | All data inputs at logic low   |
| Quiescent Output Supply Current             | IDDO(Q)                             |                        | 0.23  | 0.35 | mA      | All data inputs at logic low   |
| Dynamic Input Supply Current                | I <sub>DDI(D)</sub>                 |                        | 0.20  |      | mA/Mbps |  |
| Dynamic Output Supply Current               | I <sub>DDO(D)</sub>                 |                        | 0.05  |      | mA/Mbps |  |
| AC SPECIFICATIONS                           |                                     |                        |       |      |         |  |
| Output Rise/Fall Time                       | t <sub>R</sub> /t <sub>F</sub>      |                        | 2.5   |      | ns      | 10% to 90%   |
| Common-Mode Transient Immunity <sup>1</sup> | CM                                  | 25                     | 35    |      | kV/μs   | $V_{lx} = V_{DDx}$ , $V_{CM} = 1000$ V,<br>transient magnitude = 800 V |
| Output Disable Propagation Delay            | t <sub>PHZ</sub> , t <sub>PLH</sub> |                        | 6     | 8    | ns      | High/low-to-high impedance   |
| Output Enable Propagation Delay             | tpzh, tpzl                          |                        | 6     | 8    | ns      | High impedance-to-high/low   |
| Refresh Rate                                | fr                                  |                        | 1.0   |      | Mbps    |  |

<sup>1</sup> [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0x</sub> > 0.8 V<sub>DD</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## **ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 3.3$  V. Minimum/maximum specifications apply over the entire recommended operation range:  $3.135 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $3.135 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ , and  $-40^{\circ}$ C  $\le T_A \le 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

### Table 4.

|                          |                                     |      | WA Grade |     |     | WB Grade |     |       |                          |
|--------------------------|-------------------------------------|------|----------|-----|-----|----------|-----|-------|--------------------------|
| Parameter                | Symbol                              | Min  | Тур      | Max | Min | Тур      | Max | Unit  | Test Conditions/Comments |
| SWITCHING SPECIFICATIONS |                                     |      |          |     |     |          |     |       |                          |
| Data Rate                |                                     |      |          | 1   |     |          | 10  | Mbps  | Within PWD limit         |
| Propagation Delay        | t <sub>PHL</sub> , t <sub>PLH</sub> | 50   | 75       | 100 | 20  | 38       | 45  | ns    | 50% input to 50% output  |
| Pulse Width Distortion   | PWD                                 |      |          | 40  |     |          | 3.5 | ns    | tplh — tphl              |
| Change vs. Temperature   |                                     |      | 11       |     |     | 5        |     | ps/°C |                          |
| Pulse Width              | PW                                  | 1000 |          |     | 100 |          |     | ns    | Within PWD limit         |
| Propagation Delay Skew   | t <sub>PSK</sub>                    |      |          | 50  |     |          | 22  | ns    | Between any two units    |
| Channel Matching         |                                     |      |          |     |     |          |     |       |                          |
| Codirectional            | t <sub>PSKCD</sub>                  |      |          | 50  |     |          | 3.5 | ns    |                          |
| Opposing-Direction       | <b>t</b> <sub>PSKOD</sub>           |      |          | 50  |     |          | 6   | ns    |                          |

### Table 5.

|                |                  | 1 M | bps—WA, V | VB Grades | 10  | Mbps—W | B Grade |      |                                 |
|----------------|------------------|-----|-----------|-----------|-----|--------|---------|------|---------------------------------|
| Parameter      | Symbol           | Min | Тур       | Max       | Min | Тур    | Max     | Unit | <b>Test Conditions/Comments</b> |
| SUPPLY CURRENT |                  |     |           |           |     |        |         |      |                                 |
| ADuM4400W      | I <sub>DD1</sub> |     | 1.6       | 2.2       |     | 4.8    | 7.1     | mA   |                                 |
|                | I <sub>DD2</sub> |     | 0.7       | 1.4       |     | 1.8    | 2.6     | mA   |                                 |
| ADuM4401W      | I <sub>DD1</sub> |     | 1.4       | 2.0       |     | 0.1    | 5.6     | mA   |                                 |
|                | I <sub>DD2</sub> |     | 0.9       | 1.6       |     | 2.5    | 3.3     | mA   |                                 |
| ADuM4402W      | I <sub>DD1</sub> |     | 1.2       | 1.8       |     | 3.3    | 4.4     | mA   |                                 |
|                | I <sub>DD2</sub> |     | 1.2       | 1.8       |     | 3.3    | 4.4     | mA   |                                 |

#### Table 6. For All Models

| Parameter                                   | Symbol                         | Min                   | Тур   | Max  | Unit    | <b>Test Conditions/Comments</b>  |
|---|--------------------------------|-----------------------|-------|------|---------|--|
| DC SPECIFICATIONS                           |                                |                       |       |      |         |  |
| Logic High Input Threshold                  | VIH                            | 1.6                   |       |      | V       |  |
| Logic Low Input Threshold                   | VIL                            |                       |       | 0.4  | V       |  |
| Logic High Output Voltage                   | V <sub>OH</sub>                | $V_{DDx} - 0.1$       | 3.0   |      | V       | $I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$                            |
|   |                                | V <sub>DDx</sub> -0.4 | 2.8   |      | V       | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$                             |
| Logic Low Output Voltage                    | Vol                            |                       | 0.0   | 0.1  | V       | $I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$                             |
|   |                                |                       | 0.04  | 0.1  | V       | $I_{Ox} = 400 \ \mu A$ , $V_{Ix} = V_{IxL}$                            |
|   |                                |                       | 0.2   | 0.4  | V       | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$                              |
| Input Current per Channel                   | h                              | -10                   | +0.01 | +10  | μΑ      | $0~V \leq V_{lx} \leq V_{DDx}$   |
| VE <sub>x</sub> Input Pull-up Current       | IPU                            | -10                   | -3    |      | μΑ      | $VE_x = 0 V$   |
| Tristate Leakage Current per Channel        | loz                            | -10                   | +0.01 | +10  | μΑ      |  |
| Supply Current per Channel                  |                                |                       |       |      |         |  |
| Quiescent Input Supply Current              | I <sub>DDI(Q)</sub>            |                       | 0.31  | 0.49 | mA      | All data inputs at logic low   |
| Quiescent Output Supply Current             | I <sub>DDO(Q)</sub>            |                       | 0.19  | 0.27 | mA      | All data inputs at logic low   |
| Dynamic Input Supply Current                | I <sub>DDI(D)</sub>            |                       | 0.10  |      | mA/Mbps |  |
| Dynamic Output Supply Current               | I <sub>DDO(D)</sub>            |                       | 0.03  |      | mA/Mbps |  |
| AC SPECIFICATIONS                           |                                |                       |       |      |         |  |
| Output Rise/Fall Time                       | t <sub>R</sub> /t <sub>F</sub> |                       | 3     |      | ns      | 10% to 90%   |
| Common-Mode Transient Immunity <sup>1</sup> | CM                             | 25                    | 35    |      | kV/μs   | $V_{lx} = V_{DDx}$ , $V_{CM} = 1000$ V,<br>transient magnitude = 800 V |
| Output Disable Propagation Delay            | tphz, tplh                     |                       | 6     | 8    | ns      | High/low-to-high impedance   |
| Output Enable Propagation Delay             | tpzh, tpzl                     |                       | 6     | 8    | ns      | High impedance-to-high/low   |
| Refresh Rate                                | fr                             |                       | 1.0   |      | Mbps    |  |

<sup>1</sup> [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>Dx</sub> > 0.8 V<sub>DD</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## **ELECTRICAL CHARACTERISTICS—MIXED 5 V/3.3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 5$  V,  $V_{DD2} = 3.3$  V. Minimum/maximum specifications apply over the entire recommended operation range:  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $3.135 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ , and  $-40^{\circ}$ C  $\le T_A \le 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

### Table 7.

|                          |                           | WA Grade |     |     |     | WB Grad | de  |       |                                 |
|--------------------------|---------------------------|----------|-----|-----|-----|---------|-----|-------|---------------------------------|
| Parameter                | Symbol                    | Min      | Тур | Max | Min | Тур     | Мах | Unit  | <b>Test Conditions/Comments</b> |
| SWITCHING SPECIFICATIONS |                           |          |     |     |     |         |     |       |                                 |
| Data Rate                |                           |          |     | 1   |     |         | 10  | Mbps  | Within PWD limit                |
| Propagation Delay        | tphl, tplh                | 50       | 70  | 100 | 20  | 30      | 42  | ns    | 50% input to 50% output         |
| Pulse Width Distortion   | PWD                       |          |     | 40  |     |         | 3.5 | ns    | $ t_{PLH} - t_{PHL} $           |
| Change vs. Temperature   |                           |          | 11  |     |     | 5       |     | ps/°C |                                 |
| Pulse Width              | PW                        | 1000     |     |     | 100 |         |     | ns    | Within PWD limit                |
| Propagation Delay Skew   | t <sub>PSK</sub>          |          |     | 50  |     |         | 22  | ns    | Between any two units           |
| Channel Matching         |                           |          |     |     |     |         |     |       |                                 |
| Codirectional            | <b>t</b> <sub>PSKCD</sub> |          |     | 50  |     |         | 3.5 | ns    |                                 |
| Opposing-Direction       | <b>t</b> <sub>PSKOD</sub> |          |     | 50  |     |         | 6   | ns    |                                 |

### Table 8.

|                |                  | 1 M | 1 Mbps—WA, WB Grades |     |     | Mbps—W | B Grade |      |                          |
|----------------|------------------|-----|----------------------|-----|-----|--------|---------|------|--------------------------|
| Parameter      | Symbol           | Min | Тур                  | Max | Min | Тур    | Max     | Unit | Test Conditions/Comments |
| SUPPLY CURRENT |                  |     |                      |     |     |        |         |      |                          |
| ADuM4400W      | I <sub>DD1</sub> |     | 2.9                  | 3.5 |     | 9.0    | 11.6    | mA   |                          |
|                | I <sub>DD2</sub> |     | 0.7                  | 1.4 |     | 1.8    | 2.6     | mA   |                          |
| ADuM4401W      | I <sub>DD1</sub> |     | 2.5                  | 3.2 |     | 7.4    | 10.6    | mA   |                          |
|                | I <sub>DD2</sub> |     | 0.9                  | 1.6 |     | 2.5    | 3.3     | mA   |                          |
| ADuM4402W      | I <sub>DD1</sub> |     | 2.0                  | 2.8 |     | 6.0    | 7.5     | mA   |                          |
|                | I <sub>DD2</sub> |     | 1.2                  | 1.8 |     | 3.3    | 4.4     | mA   |                          |

## Table 9. For All Models

| Parameter                                   | Symbol                              | Min                    | Тур   | Max  | Unit    | <b>Test Conditions/Comments</b>  |
|---|-------------------------------------|------------------------|-------|------|---------|--|
| DC SPECIFICATIONS                           |                                     |                        |       |      |         |  |
| 5 V Logic High Input Threshold              | VIH                                 | 2.0                    |       |      | V       |  |
| 3.3 V Logic High Input Threshold            | VIH                                 | 1.6                    |       |      | V       |  |
| 5 V Logic Low Input Threshold               | VIL                                 |                        |       | 0.8  | V       |  |
| 3.3 V Logic Low Input Threshold             | VIL                                 |                        |       | 0.4  | V       |  |
| Logic High Output Voltage                   | V <sub>OH</sub>                     | V <sub>DDx</sub> - 0.1 | 3.0   |      | V       | $I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$                            |
|   |                                     | V <sub>DDx</sub> -0.4  | 2.8   |      | V       | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$                             |
| Logic Low Output Voltage                    | Vol                                 |                        | 0.0   | 0.1  | V       | $I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$                             |
|   |                                     |                        | 0.04  | 0.1  | V       | $I_{Ox} = 400 \ \mu\text{A}, \ V_{Ix} = V_{IxL}$                       |
|   |                                     |                        | 0.2   | 0.4  | V       | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$                              |
| Input Current per Channel                   | l,                                  | -10                    | +0.01 | +10  | μΑ      | $0 V \le V_{lx} \le V_{DDx}$   |
| VE <sub>x</sub> Input Pull-up Current       | IPU                                 | -10                    | -3    |      | μΑ      | $VE_x = 0 V$   |
| Tristate Leakage Current per Channel        | loz                                 | -10                    | +0.01 | +10  | μΑ      |  |
| Supply Current per Channel                  |                                     |                        |       |      |         |  |
| Quiescent Input Supply Current              | I <sub>DDI(Q)</sub>                 |                        | 0.57  | 0.83 | mA      | All data inputs at logic low   |
| Quiescent Output Supply Current             | IDDO(Q)                             |                        | 0.29  | 0.27 | mA      | All data inputs at logic low   |
| Dynamic Input Supply Current                | I <sub>DDI(D)</sub>                 |                        | 0.20  |      | mA/Mbps |  |
| Dynamic Output Supply Current               | I <sub>DDO(D)</sub>                 |                        | 0.03  |      | mA/Mbps |  |
| AC SPECIFICATIONS                           |                                     |                        |       |      |         |  |
| Output Rise/Fall Time                       | t <sub>R</sub> /t <sub>F</sub>      |                        | 3     |      | ns      | 10% to 90%   |
| Common-Mode Transient Immunity <sup>1</sup> | CM                                  | 25                     | 35    |      | kV/μs   | $V_{lx} = V_{DDx}$ , $V_{CM} = 1000$ V,<br>transient magnitude = 800 V |
| Output Disable Propagation Delay            | tphz, tplh                          |                        | 6     | 8    | ns      | High/low-to-high impedance   |
| Output Enable Propagation Delay             | t <sub>PZH</sub> , t <sub>PZL</sub> |                        | 6     | 8    | ns      | High impedance-to-high/low   |
| Refresh Rate                                | fr                                  |                        | 1.0   |      | Mbps    |  |

<sup>1</sup> [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>ox</sub> > 0.8 V<sub>DD</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## **ELECTRICAL CHARACTERISTICS—MIXED 3.3 V/5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 3.3$  V,  $V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range: 3.135 V  $\leq V_{DD1} \leq 3.6$  V, 4.5 V  $\leq V_{DD2} \leq 5.5$  V, and  $-40^{\circ}$ C  $\leq T_A \leq +125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted. Table 10.

|                          |                                     | WA Grade |     |     |     | WB Grade |     |       |                          |
|--------------------------|-------------------------------------|----------|-----|-----|-----|----------|-----|-------|--------------------------|
| Parameter                | Symbol                              | Min      | Тур | Max | Min | Тур      | Max | Unit  | Test Conditions/Comments |
| SWITCHING SPECIFICATIONS |                                     |          |     |     |     |          |     |       |                          |
| Data Rate                |                                     |          |     | 1   |     |          | 10  | Mbps  | Within PWD limit         |
| Propagation Delay        | t <sub>PHL</sub> , t <sub>PLH</sub> | 50       | 70  | 100 | 20  | 30       | 42  | ns    | 50% input to 50% output  |
| Pulse Width Distortion   | PWD                                 |          |     | 40  |     |          | 3.5 | ns    | tplh — tphl              |
| Change vs. Temperature   |                                     |          | 11  |     |     | 5        |     | ps/°C |                          |
| Pulse Width              | PW                                  | 1000     |     |     | 100 |          |     | ns    | Within PWD limit         |
| Propagation Delay Skew   | t <sub>PSK</sub>                    |          |     | 50  |     |          | 22  | ns    | Between any two units    |
| Channel Matching         |                                     |          |     |     |     |          |     |       |                          |
| Codirectional            | <b>t</b> <sub>PSKCD</sub>           |          |     | 50  |     |          | 3.5 | ns    |                          |
| Opposing-Direction       | t <sub>PSKOD</sub>                  |          |     | 50  |     |          | 6   | ns    |                          |

## Table 11.

|                |                  | 1 Mbps—WA,W B Grades |     |     | 10 Mbps—WB Grade |     |     |      |                                 |
|----------------|------------------|----------------------|-----|-----|------------------|-----|-----|------|---------------------------------|
| Parameter      | Symbol           | Min                  | Тур | Max | Min              | Тур | Max | Unit | <b>Test Conditions/Comments</b> |
| SUPPLY CURRENT |                  |                      |     |     |                  |     |     |      |                                 |
| ADuM4400W      | I <sub>DD1</sub> |                      | 1.6 | 2.2 |                  | 4.8 | 7.1 | mA   |                                 |
|                | I <sub>DD2</sub> |                      | 1.2 | 2.0 |                  | 3.0 | 5.5 | mA   |                                 |
| ADuM4401W      | I <sub>DD1</sub> |                      | 1.4 | 2.0 |                  | 4.1 | 5.6 | mA   |                                 |
|                | I <sub>DD2</sub> |                      | 1.6 | 2.4 |                  | 4.4 | 6.5 | mA   |                                 |
| ADuM4402W      | I <sub>DD1</sub> |                      | 1.2 | 1.8 |                  | 3.3 | 4.4 | mA   |                                 |
|                | I <sub>DD2</sub> |                      | 2.0 | 2.8 |                  | 6.0 | 7.5 | mA   |                                 |

## Table 12. For All Models

| Parameter                                   | Symbol                              | Min                    | Тур   | Max  | Unit    | Test Conditions/Comments  |
|---|-------------------------------------|------------------------|-------|------|---------|---|
| DC SPECIFICATIONS                           |                                     |                        |       |      |         |   |
| 5 V Logic High Input Threshold              | VIH                                 | 2.0                    |       |      | V       |   |
| 3.3 V Logic High Input Threshold            |                                     | 1.6                    |       |      | V       |   |
| 5 V Logic Low Input Threshold               | VIL                                 |                        |       | 0.8  | V       |   |
| 3.3 V Logic Low Input Threshold             |                                     |                        |       | 0.4  |         |   |
| Logic High Output Voltage                   | V <sub>OH</sub>                     | V <sub>DDx</sub> - 0.1 | 5.0   |      | V       | $I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$                             |
|   |                                     | V <sub>DDx</sub> -0.4  | 4.8   |      | V       | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$                              |
| Logic Low Output Voltage                    | Vol                                 |                        | 0.0   | 0.1  | V       | $I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$                              |
|   |                                     |                        | 0.04  | 0.1  | V       | $I_{Ox} = 400 \ \mu A$ , $V_{Ix} = V_{IxL}$                             |
|   |                                     |                        | 0.2   | 0.4  | V       | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$                               |
| Input Current per Channel                   | h                                   | -10                    | +0.01 | +10  | μA      | $0 V \leq V_{lx} \leq V_{DDx}$  |
| VE <sub>x</sub> Input Pull-up Current       | IPU                                 | -10                    | -3    |      | μΑ      | $VE_x = 0 V$  |
| Tristate Leakage Current per Channel        | loz                                 | -10                    | +0.01 | +10  | μΑ      |   |
| Supply Current per Channel                  |                                     |                        |       |      |         |   |
| Quiescent Input Supply Current              | IDDI(Q)                             |                        | 0.31  | 0.49 | mA      | All data inputs at logic low  |
| Quiescent Output Supply Current             | I <sub>DDO(Q)</sub>                 |                        | 0.19  | 0.35 | mA      | All data inputs at logic low  |
| Dynamic Input Supply Current                | IDDI(D)                             |                        | 0.10  |      | mA/Mbps |   |
| Dynamic Output Supply Current               | IDDO(D)                             |                        | 0.05  |      | mA/Mbps |   |
| AC SPECIFICATIONS                           |                                     |                        |       |      |         |   |
| Output Rise/Fall Time                       | t <sub>R</sub> /t <sub>F</sub>      |                        | 2.5   |      | ns      | 10% to 90%  |
| Common-Mode Transient Immunity <sup>1</sup> | CM                                  | 25                     | 35    |      | kV/µs   | $V_{lx} = V_{DDx}$ , $V_{CM} = 1000 V$ ,<br>transient magnitude = 800 V |
| Output Disable Propagation Delay            | tphz, tplh                          |                        | 6     | 8    | ns      | High/low-to-high impedance  |
| Output Enable Propagation Delay             | t <sub>PZH</sub> , t <sub>PZL</sub> |                        | 6     | 8    | ns      | High impedance-to-high/low  |
| Refresh Rate                                | f <sub>r</sub>                      |                        | 1.0   |      | Mbps    |   |

<sup>1</sup> [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0x</sub> > 0.8 V<sub>DD</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## PACKAGE CHARACTERISTICS

#### Table 13.

| Parameter                                  | Symbol          | Min Ty | o Max | c Unit | Test Conditions/Comments |
|--|-----------------|--------|-------|--------|--------------------------|
| Resistance (Input to Output) <sup>1</sup>  | RI-O            | 10     | 2     | Ω      |                          |
| Capacitance (Input to Output) <sup>1</sup> | CI-O            | 2.2    |       | pF     | f = 1 MHz                |
| Input Capacitance <sup>2</sup>             | Cı              | 4.0    |       | pF     |                          |
| IC Junction-to- Ambient Thermal Resistance | θ <sub>JA</sub> | 45     |       | °C/W   |                          |

<sup>1</sup> Device considered a 2-terminal device: Pin 1 to Pin 8 shorted together and Pin 9 to Pin 16 shorted together. <sup>2</sup> Input capacitance is from any input data pin to ground.

## **REGULATORY INFORMATION**

The ADuM4400W/ADuM4401W/ADuM4402W are approved by the organizations listed in Table 14. Refer to Table 19 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

#### Table 14.

| UL  | CSA  | VDE  |
|---|--|--|
| Recognized under 1577 Component<br>Recognition Program <sup>1</sup> | Approved under CSA Component<br>Acceptance Notice #5A  | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup> |
| Single Protection<br>5000 V rms Isolation Voltage                   | Basic insulation per CSA 60950-1-07 and IEC<br>60950-1, 600 V rms (848 V peak) maximum<br>working voltage  | Reinforced insulation, 849 V peak  |
|   | Reinforced insulation per CSA 60950-1-07<br>and IEC 60950-1, 380 V rms (537 V peak)<br>maximum working voltage; reinforced<br>insulation per IEC 60601-1 125 V rms (176 V<br>peak) maximum working voltage |  |
| File E214100  | File 205078  | File 2471900-4880-0001   |

<sup>1</sup> In accordance with UL1577, each ADuM4400W/ADuM4401W/ADuM4402W is proof tested by applying an insulation test voltage  $\geq$  6000 V rms for 1 second (current leakage detection limit = 10  $\mu$ A).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM4400W/ADuM4401W/ADuM4402W is proof tested by applying an insulation test voltage ≥1592 V peak for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

#### Table 15.

| Parameter  | Symbol | Value     | Unit  | Test Conditions/Comments   |
|--|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage              |        | 5000      | V rms | 1-minute duration  |
| Minimum External Air Gap (Clearance)             | L(I01) | 8.0 min   | mm    | Distance measured from input terminals to output<br>terminals, shortest distance through air along the PCB<br>mounting plane, as an aid to PC board layout |
| Minimum External Tracking (Creepage)             | L(102) | 7.7 min   | mm    | Measured from input terminals to output terminals, shortest distance path along body   |
| Minimum Internal Gap (Internal Clearance)        |        | 0.017 min | mm    | Insulation distance through insulation   |
| Tracking Resistance (Comparative Tracking Index) | СТІ    | >400      | V     | DIN IEC 112/VDE 0303 Part 1  |
| Isolation Group                                  |        | П         |       | Material Group (DIN VDE 0110, 1/89, Table 1)   |

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits.

Note that the \* marking on packages denotes DIN V VDE V 0884-10 approval for 846 V peak working voltage.

#### Table 16.

| Description   | Test Conditions/Comments   | Symbol             | Characteristic | Unit   |
|---|--|--------------------|----------------|--------|
| Installation Classification per DIN VDE 0110                |  |                    |                |        |
| For Rated Mains Voltage ≤ 150 V rms                         |  |                    | l to IV        |        |
| For Rated Mains Voltage ≤ 300 V rms                         |  |                    | l to IV        |        |
| For Rated Mains Voltage ≤ 400 V rms                         |  |                    | l to III       |        |
| Climatic Classification                                     |  |                    | 40/125/21      |        |
| Pollution Degree (DIN VDE 0110, Table 1)                    |  |                    | 2              |        |
| Maximum Working Insulation Voltage                          |  | VIORM              | 849            | V peak |
| Input-to-Output Test Voltage, Method b1                     | $V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | $V_{pd(m)}$        | 1592           | V peak |
| Input-to-Output Test Voltage, Method a                      |  | V <sub>pd(m)</sub> |                |        |
| After Environmental Tests Subgroup 1                        | $V_{IORM} \times 1.5 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC                        |                    | 1273           | V peak |
| After Input and/or Safety Test Subgroup 2<br>and Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC                        |                    | 1018           | V peak |
| Highest Allowable Overvoltage                               | Transient overvoltage, $t_{TR} = 10$ seconds   | VIOTM              | 6000           | V peak |
| Surge Isolation Voltage                                     | $V_{PEAK} = 10$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time                             | VIOSM              | 6000           | V peak |
| Safety-Limiting Values                                      | Maximum value allowed in the event of a failure; see Figure 4                                    |                    |                |        |
| Maximum Junction Temperature                                |  | Ts                 | 150            | °C     |
| Safety Total Dissipated Power                               |  | Ps                 | 0.56           | W      |
| Insulation Resistance at Ts                                 | $V_{IO} = 500 \text{ V}$   | Rs                 | >109           | Ω      |





## **RECOMMENDED OPERATING CONDITIONS**

| Table 17.                        |                                     |       |      |      |
|----------------------------------|-------------------------------------|-------|------|------|
| Parameter                        | Symbol                              | Min   | Max  | Unit |
| Operating Temperature            | TA                                  | -40   | +125 | °C   |
| Supply Voltages <sup>1</sup>     | V <sub>DD1</sub> , V <sub>DD2</sub> | 3.135 | 5.5  | V    |
| Input Signal Rise and Fall Times |                                     |       | 1.0  | ms   |

<sup>1</sup> All voltages are relative to their respective ground.

# **ABSOLUTE MAXIMUM RATINGS**

### Table 18.

| Parameter  | Rating                             |
|--|------------------------------------|
| Storage Temperature (T <sub>ST</sub> )   | –65°C to +150°C                    |
| Ambient Operating Temperature (T <sub>A</sub> )  | –40°C to +125°C                    |
| Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1</sup>  | –0.5 V to +7.0 V                   |
| Input Voltage (V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> , V <sub>E1</sub> , V <sub>E2</sub> ) <sup>1, 2</sup> | -0.5 V to V <sub>DDI</sub> + 0.5 V |
| Output Voltage (V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> , V <sub>OD</sub> ) <sup>1, 2</sup>                                    | -0.5 V to V <sub>DDO</sub> + 0.5 V |
| Average Output Current Per Pin <sup>3</sup>  |                                    |
| Side 1 (I <sub>01</sub> )  | –18 mA to +18 mA                   |
| Side 2 (I <sub>02</sub> )  | –22 mA to +22 mA                   |
| Common-Mode Transients <sup>4</sup>  | –100 kV/µs to +100 kV/µs           |

<sup>1</sup> All voltages are relative to their respective ground.

 $^2$  V\_{\rm DD} and V\_{\rm DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

<sup>3</sup> See Figure 4 for maximum rated current values for various temperatures. <sup>4</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

# ADuM4400W/ADuM4401W/ADuM4402W

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### Table 19. Maximum Continuous Working Voltage<sup>1</sup>

| Parameter                     | Max | Unit   | Constraint   |
|-------------------------------|-----|--------|--|
| AC Voltage, Bipolar Waveform  | 565 | V peak | 50 year minimum lifetime   |
| AC Voltage, Unipolar Waveform |     |        |  |
| Reinforced Insulation         | 846 | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 |
| DC Voltage                    |     |        |  |
| Reinforced Insulation         | 846 | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 |

<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

#### Table 20. Truth Table (Positive Logic)

| V <sub>Ix</sub> Input <sup>1</sup> | V <sub>Ex</sub> Input | V <sub>DDI</sub> State <sup>1</sup> | V <sub>DDO</sub> State <sup>1</sup> | Vox Output <sup>1</sup> | Notes   |
|------------------------------------|-----------------------|-------------------------------------|-------------------------------------|-------------------------|---|
| Н                                  | H or NC               | Powered                             | Powered                             | Н                       |   |
| L                                  | H or NC               | Powered                             | Powered                             | L                       |   |
| Х                                  | L                     | Powered                             | Powered                             | Z                       |   |
| Х                                  | H or NC               | Unpowered                           | Powered                             | н                       | Outputs return to input state within 1 $\mu$ s of V <sub>DDI</sub> power restoration.   |
| Х                                  | L                     | Unpowered                           | Powered                             | Z                       |   |
| Х                                  | x                     | Powered                             | Unpowered                           | Indeterminate           | Outputs return to input state within 1 $\mu$ s of V <sub>DDO</sub> power restoration if V <sub>Ex</sub> state is H or NC. Outputs return to high impedance state within 8 ns of V <sub>DDO</sub> power restoration if V <sub>Ex</sub> state is L. |

<sup>1</sup> V<sub>k</sub> and V<sub>0x</sub> refer to the input and output signals of a given channel (A, B, C, or D). V<sub>Ex</sub> refers to the output enable signal on the same side as the V<sub>0x</sub> outputs. V<sub>DDI</sub> and  $V_{DDO}$  refer to the supply voltages on the input and output sides of the given channel, respectively.

# **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



Figure 5. ADuM4400W Pin Configuration

Table 21. ADuM4400W Pin Function Descriptions

| Pin No. | Mnemonic         | Description  |
|---------|------------------|--|
| 1       | V <sub>DD1</sub> | Supply Voltage for Isolator Side 1, 3.135 V to 5.5 V.  |
| 2       | GND1             | Ground 1. Ground reference for isolator Side 1.  |
| 3       | VIA              | Logic Input A.   |
| 4       | VIB              | Logic Input B.   |
| 5       | VIC              | Logic Input C.   |
| 6       | VID              | Logic Input D.   |
| 7       | NC               | This pin is not Connected Internally (see Figure 5).   |
| 8       | GND1             | Ground 1. Ground reference for isolator Side 1.  |
| 9       | GND <sub>2</sub> | Ground 2. Ground reference for isolator Side 2.  |
| 10      | V <sub>E2</sub>  | Output Enable 2. Active high logic input. $V_{0x}$ outputs on Side 2 are enabled when $V_{E2}$ is high or disconnected. $V_{0x}$ Side 2 outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended. |
| 11      | V <sub>OD</sub>  | Logic Output D.  |
| 12      | Voc              | Logic Output C.  |
| 13      | V <sub>OB</sub>  | Logic Output B.  |
| 14      | Voa              | Logic Output A.  |
| 15      | GND <sub>2</sub> | Ground 2. Ground reference for isolator Side 2.  |
| 16      | V <sub>DD2</sub> | Supply Voltage for Isolator Side 2, 3.135 V to 5.5 V.  |



Figure 6. ADuM4401W Pin Configuration

#### Table 22. ADuM4401W Pin Function Descriptions

| Pin No. | Mnemonic         | Description  |
|---------|------------------|--|
| 1       | V <sub>DD1</sub> | Supply Voltage for Isolator Side 1, 3.135 V to 5.5 V.  |
| 2       | GND1             | Ground 1. Ground reference for isolator Side 1.  |
| 3       | VIA              | Logic Input A.   |
| 4       | VIB              | Logic Input B.   |
| 5       | VIC              | Logic Input C.   |
| 6       | V <sub>OD</sub>  | Logic Output D.  |
| 7       | V <sub>E1</sub>  | Output Enable. Active high logic input. V <sub>Ox</sub> Side 1 outputs are enabled when V <sub>E1</sub> is high or disconnected. V <sub>OX</sub> Side 1 outputs are disabled when V <sub>E1</sub> is low. In noisy environments, connecting V <sub>E1</sub> to an external logic high or low is recommended. |
| 8       | GND1             | Ground 1. Ground reference for isolator Side 1.  |
| 9       | GND <sub>2</sub> | Ground 2. Ground reference for isolator Side 2.  |
| 10      | V <sub>E2</sub>  | Output Enable 2. Active high logic input. $V_{Ox}$ outputs on Side 2 are enabled when $V_{E2}$ is high or disconnected.<br>$V_{Ox}$ Side 2 outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.                            |
| 11      | VID              | Logic Input D.   |
| 12      | Voc              | Logic Output C.  |
| 13      | V <sub>OB</sub>  | Logic Output B.  |
| 14      | Voa              | Logic Output A.  |
| 15      | GND <sub>2</sub> | Ground 2. Ground reference for isolator Side 2.  |
| 16      | V <sub>DD2</sub> | Supply Voltage for Isolator Side 2, 3.135 V to 5.5 V.  |



#### Table 23. ADuM4402W Pin Function Descriptions

| Pin No. | Mnemonic         | Description   |  |  |  |  |  |
|---------|------------------|---|--|--|--|--|--|
| 1       | V <sub>DD1</sub> | Supply Voltage for Isolator Side 1, 3.135 V to 5.5 V.   |  |  |  |  |  |
| 2       | GND <sub>1</sub> | Ground 1. Ground reference for isolator Side 1.   |  |  |  |  |  |
| 3       | VIA              | Logic Input A.  |  |  |  |  |  |
| 4       | V <sub>IB</sub>  | Logic Input B.  |  |  |  |  |  |
| 5       | Voc              | Logic Output C.   |  |  |  |  |  |
| 6       | V <sub>OD</sub>  | Logic Output D.   |  |  |  |  |  |
| 7       | V <sub>E1</sub>  | Output Enable 1. Active high logic input. $V_{Ox}$ Side 1 outputs are enabled when $V_{E1}$ is high or disconnected. $V_{Ox}$ Side 1 outputs are disabled when $V_{E1}$ is low. In noisy environments, connecting $V_{E1}$ to an external logic high or low is recommended.       |  |  |  |  |  |
| 8       | GND1             | Ground 1. Ground reference for isolator Side 1.   |  |  |  |  |  |
| 9       | GND <sub>2</sub> | Ground 2. Ground reference for isolator Side 2.   |  |  |  |  |  |
| 10      | V <sub>E2</sub>  | Output Enable 2. Active high logic input. $V_{Ox}$ outputs on Side 2 are enabled when $V_{E2}$ is high or disconnected.<br>$V_{Ox}$ Side 2 outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended. |  |  |  |  |  |
| 11      | V <sub>ID</sub>  | Logic Input D.  |  |  |  |  |  |
| 12      | VIC              | Logic Input C.  |  |  |  |  |  |
| 13      | V <sub>OB</sub>  | Logic Output B.   |  |  |  |  |  |
| 14      | Voa              | Logic Output A.   |  |  |  |  |  |
| 15      | GND <sub>2</sub> | Ground 2. Ground reference for isolator Side 2.   |  |  |  |  |  |
| 16      | V <sub>DD2</sub> | Supply Voltage for Isolator Side 2, 3.135 V to 5.5 V.   |  |  |  |  |  |



# **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 8. Typical Input Supply Current per Channel vs. Data Rate (No Load)



Figure 9. Typical Output Supply Current per Channel vs. Data Rate (No Load)





Figure 11. Typical ADuM4400W V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3.3 V Operation



Figure 12. Typical ADuM4400W V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3.3 V Operation



Figure 13. Typical ADuM4401W VDD1 Supply Current vs. Data Rate for 5 V and 3.3 V Operation

Rev. A | Page 13 of 20



Figure 14. Typical ADuM4401W V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3.3 V Operation



Figure 15. Typical ADuM4402W V<sub>DD1</sub> or V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3.3 V Operation

# **Automotive Products**



Figure 16. Propagation Delay vs. Temperature, WB Grade

# APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM4400W/ADuM4401W/ADuM4402W digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for  $V_{DD1}$  and between Pin 15 and Pin 16 for  $V_{DD2}$ . The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless the ground pair on each package side is connected close to the package.



Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

# SYSTEM-LEVEL ESD CONSIDERATIONS AND ENHANCEMENTS

System-level ESD reliability (for example, per IEC 61000-4-x) is highly dependent on system design, which varies widely by application. The ADuM4400W/ADuM4401W/ADuM4402W incorporate many enhancements to make ESD reliability less dependent on system design. The enhancements include:

- ESD protection cells added to all input/output interfaces.
- Key metal trace resistances reduced using wider geometry and paralleling of lines with vias.
- The SCR effect, inherent in CMOS devices, minimized by using guarding and isolation techniques between PMOS and NMOS devices.
- Areas of high electric field concentration eliminated using 45° corners on metal traces.
- Supply pin overvoltage prevented with larger ESD clamps between each supply pin and its respective ground.

#### While the ADuM4400W/ADuM4401W/ADuM4402W

improve system-level ESD reliability, they are no substitute for a robust system-level design. See the AN-793 Application Note, *ESD/Latch-Up Considerations with iCoupler Isolation Products*, for detailed recommendations on board layout and system-level design.

## **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the length of time for a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to logic high.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs among channels within a single ADuM4400W/ADuM4401W/ADuM4402W component.

Propagation delay skew refers to the maximum amount the propagation delay differs among multiple ADuM4400W/ ADuM4401W/ADuM4402W components operated under the same conditions.

# DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5  $\mu$ s, the input side is assumed to be without power or nonfunctional; in which case, the isolator output is forced to a default state (see Table 20) by the watchdog timer circuit.

#### The limitation on the ADuM4400W/ADuM4401W/

ADuM4402W magnetic field immunity is set by the condition in which induced voltage in the trans-former's receiving coil is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3.3 V operating condition of the ADuM4400W/ ADuM4401W/ADuM4402W is examined because it represents the most susceptible mode of operation.

# **Automotive Products**

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thereby establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-d\beta/dt)\Sigma \prod r_n^2; n = 1, 2, ..., N$ 

where:

 $\beta$  is the magnetic flux density (gauss).

 ${\cal N}$  is the number of turns in the receiving coil.

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM4400W/ ADuM4401W/ADuM4402W and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.



Figure 19. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM4400W/ADuM4401W/ADuM4402W transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM4400W/ADuM4401W/ADuM4402W are immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM4400W/ADuM4401W/ADuM4402W to affect the component's operation.



Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces may induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## **POWER CONSUMPTION**

The supply current at a given channel of the ADuM4400W/ ADuM4401W/ADuM4402W isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} \qquad \qquad f \le 0.5f_{t}$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
  $f > 0.5f$ 

For each output channel, the supply current is given by:

where:

*I*<sub>DDI (D)</sub>, *I*<sub>DDO (D)</sub> are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

*f*<sup>*r*</sup> is the input stage refresh rate (Mbps).

*I*<sub>DDI (Q)</sub>, *I*<sub>DDO (Q)</sub> are the specified input and output quiescent supply currents (mA).

## **Automotive Products**

# ADuM4400W/ADuM4401W/ADuM4402W

To calculate the total  $I_{DD1}$  and  $I_{DD2}$ , the supply currents for each input and output channel corresponding to  $I_{DD1}$  and  $I_{DD2}$ are calculated and totaled. Figure 8 and Figure 9 provide per channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide total  $I_{DD1}$  and  $I_{DD2}$  as a function of data rate for ADuM4400W/ADuM4401W/ ADuM4402W channel configurations.

## **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM4400W/ ADuM4401W/ADuM4402W.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 19 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM4400W/ADuM4401W/ ADuM4402W depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms. Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 19 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 19.

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



# **OUTLINE DIMENSIONS**



## **ORDERING GUIDE**

| Model <sup>1, 2, 3</sup> | Number<br>of Inputs,<br>V <sub>DD1</sub> Side | Number<br>of Inputs,<br>V <sub>DD2</sub> Side | Maximum<br>Data Rate<br>(Mbps) | Maximum<br>Propagation<br>Delay, 5 V (ns) | Maximum<br>Pulse Width<br>Distortion (ns) | Temperature<br>Range | Package Description | Package<br>Option |
|--------------------------|---|---|--------------------------------|---|---|----------------------|---------------------|-------------------|
| ADuM4400WARWZ            | 4   | 0   | 1                              | 100                                       | 40  | -40°C to +125°C      | 16-Lead SOIC_W      | RW-16             |
| ADuM4400WBRWZ            | 4   | 0   | 10                             | 36  | 3.5                                       | -40°C to +125°C      | 16-Lead SOIC_W      | RW-16             |
| ADuM4401WARWZ            | 3   | 1   | 1                              | 100                                       | 40  | -40°C to +125°C      | 16-Lead SOIC_W      | RW-16             |
| ADuM4401WBRWZ            | 3   | 1   | 10                             | 36  | 3.5                                       | -40°C to +125°C      | 16-Lead SOIC_W      | RW-16             |
| ADuM4402WARWZ            | 2   | 2   | 1                              | 100                                       | 40  | -40°C to +125°C      | 16-Lead SOIC_W      | RW-16             |
| ADuM4402WBRWZ            | 2   | 2   | 10                             | 36  | 3.5                                       | -40°C to +125°C      | 16-Lead SOIC_W      | RW-16             |

<sup>1</sup> Tape and reel is available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option.

 $^{2}$  Z = RoHS Compliant Part.

 $^{3}$  W = Qualified for Automotive Applications.

## **AUTOMOTIVE PRODUCTS**

The ADuM4400W/ADuM4401W/ADuM4402W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

# NOTES

# NOTES

©2012–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D11031-0-3/15(A)



www.analog.com