TABLE OF CONTENTS

Features
Applications
Functional Block Diagram 1
Revision History
General Description
Specifications
Timing Specifications
Absolute Maximum Ratings
REVISION HISTORY
2/2019—Rev. B to Rev. C Changes to IDAC0 and IDAC1 Parameter, Table 1
7/2017—Rev. A to Rev. B
Change to Features 1
Change to General Description 3
Changes to Specifications Section and Table 1

5/2015—Revision 0: Initial Version

GENERAL DESCRIPTION

The ADuCM310 is a multidie stack, on-chip system designed for diagnostic control of tunable laser optical module applications. The ADuCM310 features a 16-bit (14-bit accurate) multichannel successive approximation register (SAR) ADC, an ARM Cortex[™]-M3 processor, eight voltage DACs (VDACs), six current output DACs, and Flash/EE memory packaged in a 6 mm × 6 mm, 112-ball CSP_BGA package.

The bottom die in the stack supports the bulk of the low voltage analog circuitry and is the largest of the three die. It contains the ADC, VDACs, main IDAC circuits, as well as other analog support circuits, such as the low drift precision 2.5 V voltage reference source.

The middle die in the stack supports the bulk of the digital circuitry, including the ARM Cortex-M3 processor, the flash and SRAM blocks, and all of the digital communication peripherals. In addition, this die provides the clock sources for the whole chip. A 16 MHz internal oscillator is the source of the internal PLL that outputs an 80 MHz system clock.

The top die, which is the smallest die, was developed on a high voltage process, and this die supports the -5 V and +5 V VDAC outputs. It also implements the SOA IDAC current sink circuit that allows the external SOA diode to pull to a -3.0 V level to implement the fast shutdown of the laser output.

Regarding the individual blocks, the ADC is capable of operating at conversion rates up to 800 kSPS. There are 10 external inputs to the ADC, which can be single ended or differential. Several internal channels are included, such as the supply monitor channels, an on-chip temperature sensor, and internal voltage reference monitors.

The VDACs are 12-bit string DACs with output buffers capable of sourcing between 10 mA and 50 mA, and these DACs are all capable of driving 10 nF capacitive loads.

The low drift current DACs have 14-bit resolution and varied full-scale output ranges from 0 mA to 20 mA to 0 mA to 250 mA on the SOA IDAC (IDAC3). The SOA IDAC also comes with a 0 mA to -80 mA current sink capability.

A precision 2.5 V on-chip reference source is available. The internal ADC, IDACs, and VDAC circuits use this on-chip

reference source to ensure low drift performance for all of these peripherals

The ADuCM310 also provides 2× buffered reference outputs capable of sourcing up to 1.2 mA. These outputs can be used externally to the chip.

The ADuCM310 integrates an 80 MHz ARM Cortex-M3 processor. It is a 32-bit reduced instruction set computer (RISC) machine, offering up to 100 DMIPS peak performance. The ARM Cortex-M3 processor also has a flexible 14-channel direct memory access (DMA) controller supporting serial peripheral interface (SPI), UART, and I²C communication peripherals. The ADuCM310 has 256 kB of nonvolatile Flash/EE memory and 32 kB of SRAM integrated on-chip.

A 16 MHz on-chip oscillator generates the 80 MHz system clock. This clock internally divides to allow the processor to operate at lower frequency, thus saving power. A low power internal 32 kHz oscillator is available and can clock the timers. The ADuCM310 includes three general-purpose timers, a wake-up timer (which can be used as a general-purpose timer), and a system watchdog timer.

A range of communication peripherals can be configured as required in a specific application. These peripherals include UART, $2 \times I^2C$, $2 \times SPI$, GPIO ports, and pulse-width modulation (PWM).

On-chip factory firmware supports in-circuit serial download via the UART, while nonintrusive emulation and program download are supported via the serial wire debug port (SW-DP) interface. These features are supported on the EVAL-ADuCM310QSPZ development system.

The ADuCM310 operates from 2.9 V to 3.6 V and is specified over a temperature range of -40° C to $+85^{\circ}$ C.

Note that, throughout this data sheet, multifunction pins, such as P1.0/SIN/ECLKIN/PLAI[4], are referred to either by the entire pin name or by a single function of the pin, for example, P1.0, when only that function is relevant.

For additional information on the ADuCM310, see the ADuCM310 reference manual, *How to Set Up and Use the ADuCM310*.

SPECIFICATIONS

 $AV_{DD} = IOV_{DD} = DV_{DD} = 2.9 \text{ V}$ to 3.6 V (the input supply voltages). The difference between AV_{DD} , IOV_{DD} , and DV_{DD} must be $\leq 0.3 \text{ V}$. AV_{NEG} (the supply voltage) = -5.5 V to -4.65 V. VDACV_{DD} (the VDAC supply voltage) = 3.07 V to 5.35 V (for VDAC6 and VDAC7), and VDACV_DD must be \geq AV_DD. PV_DD (the IDAC supply voltage) for the IDACs = 1.8 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V to 2.7 V. AV_DD \geq PV_DD + 0.4 V. V_REF = 2.5 V. internal reference, $f_{CORE} = 80$ MHz, $T_A = -40$ °C to +85°C, unless otherwise noted.

For power sequencing, connect the AGND, DGND, PGND, and IOGND pins to ground before applying power to the AV_{NEG} or VDACV_{DD} pins. For register and bit information, see the ADuCM310 reference manual, How to Set Up and Use the ADuCM310.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
ADC CHANNEL SPECIFICATIONS					All measurements in single-ended mode, unless otherwise stated
ADC Power-Up Time		5		μς	f _{SAMPLE} ≥500 kSPS
DC Accuracy		J		μ3	ISAMIFLE ESOS NOT S
Resolution	14			Bits	
Integral Nonlinearity	1			Dies	
Input Buffer					
Disabled		±2		LSB	2.5 V internal reference
Disablea		±1.5 ¹		LSB	2.5 V internal reference
Enabled		±2.5		LSB	2.5 v internal reference
Disabled		±2		LSB	External reference
Disablea		±1.5 ¹		LSB	External reference
Differential Nonlinearity	-0.99	±0.7	+1.5 ¹	LSB	2.5 V external reference;
2cremain volumearity	0.55	_0.,	5	235	no missing codes
	-0.99	±0.7	+2.0	LSB	2.5 V external reference;
					no missing codes
DC Code Distribution		±3		LSB	ADC input voltage = 1.25 V dc
		±5			
ENDPOINT ERRORS					
Offset Error (All Channels Except the Internal Channels)					ADC update rate up to 800 kSPS
Buffer On or Buffer Off	-0.8	±0.2	+0.8	mV	Buffer on, chop mode on and automatic zero or buffer off
	-0.6 ¹	±0.2	+0.61	mV	Buffer on, chop mode on and automatic zero or buffer off
Offset Error Drift ²					
Buffer On or Buffer Off		±3.2		μV/°C	Buffer on, chop mode on and automatic zero or buffer off
		±2.5 ¹		μV/°C	Buffer on, chop mode on and automatic zero or buffer off
Full-Scale Error					ADC update rate up to 800 kSPS
Buffer On or Buffer Off	-0.75	±0.2	+0.75	mV	Excluding internal channels
	-0.7 ¹	±0.2	+0.61	mV	Excluding internal channels
Internal Channels		±0.2	+1	% of full scale	Input buffer on; AV _{DD} /2, IOV _{DD} /2, PV _{DD} voltage on PVDD_IDAC2 pin
		±0.2	±0.6 ¹	% of full scale	Input buffer on; AV _{DD} /2, IOV _{DD} /2, PV _{DD} voltage on PVDD_IDAC2 pin
		0.75	2	% of full scale	Input buffer on; IDAC0 to IDAC5; measured with 1.5 V on the IDAC0 to IDAC5 pins
		0.75	1.5 ¹	% of full scale	Input buffer on; IDAC0 to IDAC5; measured with 1.5 V on the IDAC0 to IDAC5 pins
Gain Error Drift ²		2		μV/°C	Full-scale error drift minus offset error drift; all modes; internal reference

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE ²					$f_{\text{IN}} = 665.283$ Hz sine wave; $f_{\text{SAMPLE}} = 100$ kSPS; internally unbuffered channels; the filter on the analog inputs is a 15 Ω resistor and a 2 nF capacitor
Signal-to-Noise Ratio (SNR)					
Input Buffer					
Disabled		80		dB	Includes distortion and noise components
Enabled		78 74		dB dB	Chop mode on Automatic zero
Total Harmonic Distortion (THD)					
Input Buffer					
Disabled		-86		dB	
Enabled		-86		dB	Chop mode on and automatic zero
Peak Harmonic or Spurious Noise		-88		dB	Buffer on and off
Channel-to-Channel Crosstalk		-95		dB	Measured on adjacent channels; f _{IN} =
Charmer to Charmer Crosstanc				ub.	25 kHz sine wave; buffer on and off
ANALOG INPUT					
Absolute Input Voltage Range					
Unbuffered Mode	AGND		AV_DD	V	Voltage level on AINx pin
Buffered Mode	AGND + 0.1	5	2.5	V	Voltage level on AINx pin
Input Voltage Ranges					
Differential Mode	-V _{REF}		$+V_{REF}$	V	Voltage difference between AIN+ (positive input) and AIN- (negative input)
Common-Mode Voltage Range	0.9		1.6	V	mpat)
Single-Ended Mode	AGND		V _{REF}	V	Voltage difference between AIN+ and AIN–
Input Current ³					and Anv
Buffered Mode					$V_{IN} = 0.15 \text{ V to } 2.5 \text{ V}$
AIN0, AIN1, AIN2, and AIN3	-10 ²	±5	+13 ²	nA	ADC sampling rate $\leq 100 \text{ kSPS}$
Alivo, Alivi, Alivz, alia Alivo	-40	±15	+60	nA	ADC sampling rate ≤ 500 kSPS
	-40 -60 ²	±13 ±25	+90 ²	nA	ADC sampling rate ≤ 800 kSPS
In a set Commont Duift	-00		+90		Input buffer on, ADC sampling rate ≤
Input Current Drift		±20		pA/°C	500 kSPS
		±10 ¹		pA/°C	Input buffer on, ADC sampling rate ≤ 500 kSPS
		±34		pA/°C	Input buffer on, ADC sampling rate ≤ 800 kSPS
		±20 ¹		pA/°C	Input buffer on, ADC sampling rate ≤ 800 kSPS
AIN4 to AIN9	-50^{2}	±20	+50 ²	nA	AIN4 to AIN9 ≤ 100 kSPS
	-215 ²	±50	+110 ²	nA	ADC sampling rate ≤ 500 kSPS
	-350 ²	-90	+90 ²	nA	ADC sampling rate ≤ 800 kSPS
Unbuffered Mode	-1100 ²	+750	+1700 ²	nA	$V_{IN} = 0 \text{ V to } 2.5 \text{ V, all channels, all sampling rates}$
Input Current Drift		±1401		pA/°C	$V_{IN} = 1 V$
•		±530		pA/°C	$V_{IN} = 1 V$
Input Capacitance		20		pF	During ADC acquisition, buffer on
Input Leakage Current	-1.6 ²	+1	+3.5 ²	nA	ADC off, buffer off or buffer on, AINx connected 2.5 V

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
ON-CHIP VOLTAGE REFERENCE					0.47 μF from VREF_1.2 to AGND
Output Voltage		2.505		V	
Accuracy ⁴			±5	mV	$T_A = 25$ °C
Reference Temperature Coefficient ^{2, 5}		15	30¹	ppm/°C	
•		15	44	ppm/°C	
Power Supply Rejection Ratio		70		dB	
Output Impedance		3		Ω	For ADC_CAPP, T _A = 25°C
Internal V _{REF} Power-On Time ²		38	50	ms	Turned on by default
EXTERNAL REFERENCE INPUT ²					,
Input Voltage Range ²	1.8		2.5	V	ADC maximum reference voltage = 2.5 V
Switching Time					
External to Internal Reference		2.5		ms	
Internal to External Reference		1		ms	
BUFFERED VREF OUTPUTS (BUF_VREF2.5x PINS)					
Output Voltage		2.5		V	
Accuracy			±5	mV	$T_A = 25$ °C, load = 0.4 mA
Reference Temperature Coefficient ²		15	30 ¹	ppm/°C	100 nF capacitor required on both outputs
		15	50	ppm/°C	
Load Regulation		2.5		mV/mA	
Output Impedance		3		Ω	$T_A = 25$ °C
Load Current			1.2	mA	
Power Supply Rejection Ratio		70		dB	
IDAC CHANNEL SPECIFICATIONS ^{6, 7}					
Voltage Compliance Range ²					Output voltage compliance; minimum compliance if IDACx set to full scale, see Figure 15 to Figure 20
IDAC0, IDAC1, and IDAC2	0.4	$PV_{DD} - 200 \text{ mV}$	PV _{DD} – 275 mV	V	
IDAC4 and IDAC5	0.4		$PV_{DD} - 200 \text{ mV}$	V	
IDAC3	0.5		PV _{DD} – 450 mV	V	
	-3.7	-3.0		V	At –3.5 V, maximum sink current is 80 mA; pin voltage clamped to –3.5 V, tolerance of clamping voltage is ±200 mV
Reference Current Generator Reference Current		0.38		mA	Using internal reference, 0.1%, ≤5 ppm, 3.16 kΩ external resistor
IDAC Reference Current Shutdown Threshold		0.76		mA	If the external resistor (R_{EXT}) value drops below 1.580 k Ω , IDAC output
Tomporature Coefficients 5		7	25	n=== /0C	currents disable
Temperature Coefficient ^{2,5}		7	25	ppm/°C	Using internal reference;
Over Heat Shutdown		135		°C	Junction temperature
Resolution IDAC0, IDAC1, IDAC4, and IDAC5		14		Bits	11-bit MSBs and 5-bit LSBs are
IDAC2		14		Bits	guaranteed monotonic 11-bit MSBs and 5-bit LSBs are
					guaranteed monotonic
IDAC3		14		Bits	0 V to 2 V compliant range, 11-bit MSBs and 5-bit LSBs are guaranteed monotonic
IDAC3	8			Bits	-4.5 V to 0 V compliant range

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Full-Scale Output					
IDAC0 and IDAC1		100		mA	
IDAC4 and IDAC5		20		mA	
IDAC2		200		mA	
IDAC3		250		mA	Current source
IDACS	-90	230		IIIA	Current sink
					Current sink
The TAIL IS S	-80 ¹	. 4 5	. 4	1.60	
Integral Nonlinearity	-3	±1.5	+4	LSB	11-bit
	-2.5^{1}	±1.5	+4	LSB	11-bit
Noise Current					RMS noise; maximum bandwidt setting, IDACxCON[5:2] = 0000b
IDAC0 and IDAC1		1.5		μΑ	Measured driving 10 Ω
IDAC4 and IDAC5		0.3		μΑ	Measured driving 100 Ω
IDAC2		4		μA	Measured driving 5 Ω
IDAC3		5		μA	Measured driving 5 Ω
Full-Scale Error		-		F.	
IDAC0 and IDAC1	-2.3 ¹	±0.25	+1 ¹	%	
is new unitality net	-3.0	±0.25	+1.3	%	
IDAC4 and IDAC 5	-3.0 -0.7 ¹	±0.25	±0.7	% %	
IDAC4 aliu IDAC 3					
IDAC3	-1 1.751	±0.25	+0.7	%	
IDAC2	-1.75 ¹	±0.25	±0.65	%	
	-1.77	±0.25		%	
IDAC3	-2 ¹	±0.25	±1.4 ¹	%	
	-2.4	±0.25	+1.6	%	
Full-Scale Error Drift vs. Temperature					Including internal reference drift and 5 ppm external resistor
IDAC4 and IDAC5	-40 ¹	-12	+30 ¹	ppm/°C	
	-58	-12	+58	ppm/°C	
IDAC2 and IDAC3		+55		ppm/°C	Full temperature range
IDAC2 and IDAC3		+40		ppm/°C	Reduced 25°C to 85°C range
IDAC0 and IDAC1	-145 ¹	+55 ¹	+145 ¹	ppm/°C	
.S. ico ana is/ici	-205	+90	+205	ppm/°C	Full temperature range
IDAC0 and IDAC1	-203 -100	+90 +40	+203	ppm/°C	Reduced 25°C to 85°C range
	-100	+4 0	+100	ppiii/ C	_
Full-Scale Error Drift vs. Time ⁸		200			Long-term stability
IDAC0		200		μΑ/ 1000 hours	
IDAC1		450		μΑ/ 1000 hours	
IDAC2		500		μΑ/ 1000 hours	
IDAC3		2250		μΑ/ 1000 hours	
IDAC4 and IDAC5		40		μΑ/ 1000 hours	
Zero-Scale Error				1000 110013	Pull-down current off
	1201		, 7 c1		
IDAC0 and IDAC1	-120 ¹		+75 ¹	μΑ	Reduced –10°C to +85°C range
	-180		+115	μΑ	
Pull-Down Current	-135	–115	-100	μΑ	
	-25 ¹		+15	μΑ	
IDAC4 and IDAC5	1		+15	μΑ	
IDAC4 and IDAC5	-31				

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
IDAC2 and IDAC3	-350 ¹	· -	+280 ¹	μΑ	
	-460		+300	μA	
Pull-Down Current for IDAC2	-300	-288	-160	μA	
Zero-Scale Error Drift ²				,	
IDAC0 and IDAC1	-850 ¹	±300	+1200 ¹	nA/°C	
	-1400	±300	+1400	nA/°C	
IDAC4 and IDAC5	-120	±50	+205 ¹	nA/°C	
ibite rand ibites	-120	±50	+230	nA/°C	
IDAC2 and IDAC3	120	±1	1230	μΑ/°C	
Settling Time				μ, τ, ε	
IDAC0, IDAC1, IDAC2, and IDAC3		1		ms	To 0.1%, IDACxCON[5:2] = 0101b, ±1 mA change in output current
IDAC4 and IDAC5		2		ms	
IDAC0, IDAC1, IDAC2, and IDAC3		250		μs	To 1%, IDACxCON[5:2] = 0101b, ±1 mA change in output current
IDAC4 and IDAC5		1.2		ms	
IDAC0, IDAC1, IDAC2, and IDAC3		50		μs	To 1%, IDACxCON[5:2] = 0000b, ±1 mA change in output current
IDAC4 and IDAC5		1.1		ms	
IDAC3 Switching Time ²			1	μs	Time to switch from current source to current sink
Transconductance					Analog input signal coupled on to CDAMP_IDACx pin via 1 nF capacitor frequency range = 100 kHz to 1000 kHz; voltage is the peak to peak voltage on the CDAMP_IDAC pin of the associated IDAC; current is peak-to-peak current change
IDAC0 and IDAC1		7.99/100		mA/mV	
IDAC2		12.6/100		mA/mV	
IDAC3		18.6/100		mA/mV	
IDAC4 and IDAC5		1.16/100		mA/mV	
IDAC Shutdown Temperature		125		°C	Die temperature; enabled via IDACxCON[6]
VDAC CHANNEL SPECIFICATIONS ^{6, 9, 10}					
DC Accuracy					
Resolution	12			Bits	
Relative Accuracy					
VDAC0, VDAC1, and VDAC2	-6.3	±1	+10	LSB	
VDAC4 and VDAC5	-7.3	±2	+11	LSB	
VDAC3, VDAC6, and VDAC7	-7	±2	+8.5	LSB	
Differential Nonlinearity	-0.99	±0.6	+1	LSB	Guaranteed monotonic
Offset Error					
Calculated		±5		mV	2.5 V internal reference
Actual					Measured at Code 0
VDAC0, VDAC1, VDAC4, and VDAC5		4	7	mV	
VDAC6 and VDAC7		15	22	mV	
VDAC2 and VDAC3	-30	-20		mV	
Full-Scale Error			±0.7 ¹	% of full scale	For VDAC2, VDAC3, VDAC4, VDAC5 and VDAC6
			±0.9	% of full scale	For VDAC2, VDAC3, VDAC4, VDAC5 and VDAC6
VDAC0, VDAC1, and VDAC7 ²			±0.71	%	With 500 Ω load
			±0.9	%	With 500 Ω load

ameter	Min	Тур	Max	Unit	Test Conditions/Comments
VDAC0 and VDAC1		±0.5		%	With 75 Ω load, over full
					temperature range
VDAC7		±0.5		%	With 100 Ω load, over full
					temperature range
Gain Mismatch Error		0.1		%	VDAC0 relative to VDAC1
		0.2		%	VDAC2 relative to VDAC3
		0.1		%	VDAC4 relative to VDAC5
		0.35		%	VDAC6 relative to VDAC7; both
					driving a 500 Ω load
Offset Error Drift					
Calculated					
VDAC0, VDAC1, VDAC4, and		±5		μV/°C	
VDAC5					
VDAC2, VDAC3, VDAC6, and		±25		μV/°C	
VDAC7					
Actual					Measured at Code 0
VDAC0, VDAC1, VDAC4, and		±13		μV/°C	
VDAC5		. 75		1406	
VDAC2, VDAC3, VDAC6, and VDAC7		±75		μV/°C	
Gain Error Drift					Eveluding internal reference drift
		_			Excluding internal reference drift
VDAC0, VDAC1, VDAC4, and VDAC5		5		ppm/°C	
VDAC3 VDAC2, VDAC3, VDAC6, and		10		nnm/°C	
VDAC2, VDAC3, VDAC6, and VDAC7		10		ppm/°C	
Output Impedance					
VDAC0, VDAC1, VDAC4,		1		Ω	
VDACO, VDAC1, VDAC4, VDAC5, VDAC6, and VDAC7		'		12	
VDAC2 and VDAC3		1.5		Ω	
Short-Circuit Current		1.5		32	Measured with VDAC shorted to
Short circuit current					ground and to associated power
					supply
VDAC0 and VDAC1		±200		mA	
VDAC2 and VDAC3		±170		mA	
VDAC4 and VDAC5		±200		mA	
VDAC6 and VDAC7		±200		mA	
VDAC Outputs		_200			Capacitive load up to 0.01 µF
Output Impedance					capacitive isad up to old i pi
VDAC0, VDAC1, and VDAC4		1.8		Ω	
to VDAC7		1.0		12	
VDAC2 and VDAC3		1.2		Ω	
Output Range		· · <u>-</u>			Buffer on
VDAC0 and VDAC1	0 + Actual		AV _{DD} –	V	$R_L = 75 \Omega$, 40 mA maximum, V_{OUT}
VD/ICO and VD/ICI	Offset ¹		600 mV	"	maximum = 3 V
VDAC2 and VDAC3	AV _{NEG} +		-0.15	V	$R_L = 500 \Omega$, 10 mA maximum, V_{OL}
	250 mV		· · · · ·	[-	maximum = -5 V , gain = -2.25 V
VDAC4 and VDAC5	0 + Actual		AV_{DD} –	V	$R_L = 300 \Omega$, 10 mA maximum, V_{OU}
	Offset ¹		300 mV		maximum = 3 V
VDAC6	0 + Actual		$VDACV_{DD}$ $-$	V	$R_L = 500 \Omega$, 10 mA maximum, V_{OU}
	Offset ¹		250 mV		maximum = 5 V
VDAC7	0 + Actual		$VDACV_{DD}$ $-$	V	$R_L = 100 \Omega$, 50 mA maximum, V_{OU}
	Offset ¹		700 mV		maximum = 5 V

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DAC AC CHARACTERISTICS					
Slew Rate					
VDAC0, VDAC1, VDAC4, and VDAC5		3		V/μs	
VDAC2, VDAC3, and VDAC6		1.1		V/µs	
Voltage Output Settling Time		10		μs	Load =100 pF
· · · · · · · · · · · · · · · · · · ·		0.05		ms	Load = 0.01 µF
Digital-to-Analog Glitch Energy		20		nV/sec	1 LSB change at major carry (DACxDAT register change from 0x07FF0000 to 0x08000000)
AC PSRR 100 Hz VDAC0, VDAC1, VDAC4, and VDAC5		72		dB	
VDAC3 VDAC3		67		dB	
VDAC2 and VDAC3 VDAC6 and VDAC7		64		dB	
AC PSRR 1 kHz		04		uв	
VDAC0, VDAC1, VDAC4, and VDAC5		56		dB	
VDAC3 VDAC2 and VDAC3		53		dB	
VDAC2 and VDAC3 VDAC6 and VDAC7		53 50		dB dB	
POWER-ON RESET (POR)	1	JU		UD .	Refers to voltage at DVDD pin
	2.00	2.05	2.0		
POR Trip Level	2.80	2.85	2.9	V	Power-on level
	2.74	2.79	2.83	V	Power-down level
POR Hysteresis		65		mV	
Allowed Power-Up Time for DV _{DD} Supply	0.2		100	ms	
EXTERNAL RESET					
External Reset Minimum Pulse Width ²	1.5			μs	Minimum pulse width required on external RESET pin to trigger a reso
Reset Pin Glitch Immunity ²			50	ns	sequence Maximum low pulse width on RESET pin that does not generate a reset
TEMPERATURE SENSOR					pin that ages not generate a reset
Accuracy ²	1.25	1.37	1.494	V	Indicates die temperature; ADC measured voltage for temperature sensor channel without calibration, = 25°C
FLASH/EE MEMORY					
Endurance	10,000			Cycles	
Data Retention	20			Years	T _J = 85°C
INTERNAL HIGH POWER OSCILLATOR		16		MHz	Used as input to PLL to generate 80 MHz clock
Accuracy	-2.25 ¹		+2.25 ¹	%	
•	-3.0		+3	%	
INTERNAL LOW POWER OSCILLATOR		32.768	· · · · · · · · · · · · · · · · · · ·	kHz	
Accuracy	-12 ¹	±8	+12	%	
-	-22	±8	+12	1	
LOGIC INPUTS		-			
Input Low Voltage (V _{INL})			$0.2 \times IOV_{DD}$	V	
Input High Voltage (VINH)	$0.7 \times IOV_{DD}$			V	
Short-Circuit Current ²	0.7 × 10 V		12	mA	
LOGIC OUTPUTS	+		14	III/A	
	101/ 0.4			V	_ 2 m ^
Output High Voltage (V _{OH}) ¹¹	$IOV_{DD} - 0.4$		0.4	V	I _{SOURCE} = 2 mA
Output Low Voltage (VoL) ¹¹			0.4	V	$I_{SINK} = 2 \text{ mA}$
Short-Circuit Current ²			12	mA	

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
INPUT LEAKAGE CURRENT					
Logic 1		80		μΑ	$V_{INH} = 3.6 V$
Internal Pull-Up Disabled	-22	+6	+22	nA	
Logic 0		80		μA	$V_{INH} = 0 V$
Internal Pull-Up Disabled	-22	+6	+22	nA	
Pull-Up	30	40	72	kΩ	If not disabled, disabled at reset;
r un op	30	40	72	K22	pull-up can be described as an 80 μA (typical) current source
CRYSTAL INPUTS XCLKI AND XCLKO					ου μΑ (typical) current source
(16 MHz)					
Logic Inputs, XCLKI Only					
= :		1 1		V	
Input Low Voltage (V _{INL})		1.1			
Input High Voltage (V _{INH})		1.7		V	
XCLKI Input Capacitance		8		pF	
XCLKO Output Capacitance		8		pF	
MICROCONTROLLER UNIT CLOCK RATE					
Using PLL Output ²	0.05		80	MHz	
PROCESSOR START-UP TIME					
At Power-On ²		38	50	ms	Includes kernel power-on execution time
After Reset Event		1.44		ms	Includes kernel power-on execution time
After Processor Power Down					
Mode 1, Mode 2, or Mode 3		3 to 5		f _{CLK}	
POWER REQUIREMENTS				·CEK	
Power Supply Voltage Range					
	2.0	2.2	2.6	V	Measured between AVDDx and
AV _{DD}	2.9	3.3	3.6	V	AGND
IOV_{DD}	2.9	3.3	3.6	V	Measured between IOVDDx and AGND
Analog Power Supply Currents					
AV _{DD} Current		6.5	7.2	mA	ADC, VDACs, IDACs off
Digital Power Supply Current					
Current in Normal Mode					
DV_DD		29	32	mA	CLKCON1[2:0] = [000b]
IOV _{DD}		2.7	5.1	mA	All GPIO pull-ups enabled
Additional Power Supply Currents		2.,	3	110.	7 iii di 10 paii aps chablea
ADC ²		3.1	3.6	mA	ADC continuously converting at 100 kSPS
ADC Input Buffer ²		4.1	4.8	mA	Both buffers enabled
IDAC ²			4.o 30		botti buttets ettableu
		26.5		mA	T. IC IIVOAC III
DAC ²		2.7	3.1	mA	Total for all VDACs driving maximum allowed load with DACxDAT = 0
VDAC2 and VDAC3 ²		-1.7		mA	I _{DD} when VDAC2 and VDAC3 are driving maximum allowed load with DACxDAT set to 0
VDAC6 and VDAC7 ²		1		mA	I _{DD} sourced from the VDACV _{DD} supply when VDAC6 and VDAC7 are driving the maximum allowed load with DACxDAT set to 0

¹ Reduced temperature range of – 10°C to + 85°C.

² These numbers are not production tested but are guaranteed by design or characterization data at production release.

³ The input current is the total input current including the input pad and mux leakage plus the charge current for the full input circuit. The input current relates to the ADC sampling frequency.

⁴ The internal reference calibration and trimming are performed when the processor operates in normal mode with CD = 0, when ADC is enabled and converting, when IDACs are all on, and when VDACs are on. V_{REF} accuracy can vary under other operating conditions.

⁵ Measured using the following box method:

 $\frac{V_{REF}}{V_{REF}}$ Maximum (at Any Temperature) – V_{REF} Minimum (at Any Temperature) $\times 1^6$

2.5× (Temperature Maximum – Temperature Minimum)

⁶ VDAC linearity specifications are calculated with following ranges:

VDAC0 and VDAC1 = +150 mV to +2.699 V

VDAC2 and VDAC3: -150 mV to -4.22 V VDAC4 and VDAC5: +150 mV to +2.98 V

VDAC4 and VDAC3. +130 mV to -VDAC6: +150 mV to +4.747 V

VDAC7: +150 mV to +4.297 V

 7 Analog Devices, Inc., production IDAC full-scale trimming conditions include PVDD_IDACx pin voltage = 0.7 V, all IDACs on.

TIMING SPECIFICATIONS

I²C Timing

Table 2. I²C Timing in Standard Mode (100 kHz)

			Slave	:	
Parameter	Description	Min	Тур	Max	Unit
t _L	SCLx low pulse width	4.7			μs
t _H	SCLx high pulse width	4.0			ns
t_{SHD}	Start condition hold time	4.0			μs
t _{DSU}	Data setup time	250			ns
t_{DHD}	Data hold time (SDAx held internally for 300 ns after falling edge of SCLx)	0		3.45	μs
t _{RSU}	Setup time for repeated start	4.7			μs
t _{PSU}	Stop condition setup time	4.0			μs
t _{BUF}	Bus free time between a stop condition and a start condition	4.7			μs
t_{R}	Rise time for both SCLx and SDAx			1	μs
t_{F}	Fall time for both SCLx and SDAx		15	300	ns
t _{VD;DAT}	Data valid time			3.45	μs
t _{VD;ACK}	Data valid acknowledge time			3.45	μs

Table 3. I2C Timing in Fast Mode (400 kHz)

			Slave	1	
Parameter	Description	Min	Тур	Max	Unit
tL	SCLx low pulse width	1.3			μs
t _H	SCLx high pulse width	0.6			ns
t _{SHD}	Start condition hold time	0.3			μs
t _{DSU}	Data setup time	100			ns
t _{DHD}	Data hold time (SDAx held internally for 300 ns after falling edge of SCLx)	0			μs
t _{RSU}	Setup time for repeated start	0.6			μs
t _{PSU}	Stop condition setup time	0. 3			μs
t _{BUF}	Bus free time between a stop condition and a start condition	1.3			μs
t_{R}	Rise time for both SCLx and SDAx	20		300	ns
t_{F}	Fall time for both SCLx and SDAx		15	300	ns
$t_{\text{VD;DAT}}$	Data valid time			0.9	μs
t _{VD;ACK}	Data valid acknowledge time			0.9	μs

⁸ The long-term stability specifications is noncumulative. The drift in subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.

⁹ For all VDAC specifications for VDAC0, VDAC1, VDAC4, and VDAC5, DACxCON[10:9] = 11.

¹⁰ VDACx minimum and maximum limits apply to the internal reference only (DACXCON[1:0] = 00b). AVDDx supply valid only with typical specifications.

¹¹ The average current from the GPIO pins must not exceed 3 mA per pin. See Figure 22.




Figure 2. I²C Compatible Interface Timing

SPI Timing

Table 4. SPI Master Mode Timing (Phase Mode = 1)

Parameter	Description	Min	Тур	Max	Unit
t _{SL}	SCLKx low pulse width		$(SPIxDIV^1 + 1) \times t_{HCLK}^2/2$		ns
t _{SH}	SCLKx high pulse width		$(SPIxDIV^1 + 1) \times t_{HCLK^2/2}$		ns
t _{DAV}	Data output valid after SCLKx edge	0	3		ns
t _{DSU}	Data input setup time before SCLKx edge		1/2 SCLKx		ns
t _{DHD}	Data input hold time after SCLKx edge		SCLKx		ns
t_{DF}	Data output fall time		SCLKx		ns
t _{DR}	Data output rise time		25		ns
t_{SR}	SCLKx rise time		25		ns
t _{SF}	SCLKx fall time		20		ns

 $^{^{1}}$ For SPI0, x is 0, and for SPI1, x is 1. 2 t $_{\text{HCLK}}$ is the divided system clock, UCLK/CLKCON1[2:0].




Figure 3. SPI Master Mode Timing (Phase Mode = 1)

Table 5. SPI Master Mode Timing (Phase Mode = 0)

Parameter	Description	Min	Тур	Max	Unit
t _{SL}	SCLKx low pulse width		$(SPIxDIV^1 + 1) \times t_{HCLK}^2/2$		ns
t _{SH}	SCLKx high pulse width		$(SPIxDIV^1 + 1) \times t_{HCLK^2/2}$		ns
t _{DAV}	Data output valid after SCLKx edge	0	3		ns
t _{DOSU}	Data output setup before SCLKx edge		1/2 SCLKx		ns
t _{DSU}	Data input setup time before SCLKx edge		SCLKx		ns
t _{DHD}	Data input hold time after SCLKx edge		SCLKx		ns
t _{DF}	Data output fall time		25		ns
t_{DR}	Data output rise time		25		ns
t _{SR}	SCLKx rise time		20		ns
t _{SF}	SCLKx fall time		20		ns

 $^{^1}$ For SPI0, x is 0, and for SPI1, x is 1. 2 t_{HCLK} is the divided system clock, UCLK/CLKCON1[2:0].




Figure 4. SPI Master Mode Timing (Phase Mode = 0)

Table 6. SPI Slave Mode Timing (Phase Mode = 1)

Parameter	Description	Min	Тур	Max	Unit
t _{CS0} /t _{CS1}	CSO/CS1 to SCLKx edge	10			ns
t _{CS} M	CSO/CS1 high time between active periods	SCLKx			ns
t _{SL}	SCLKx low pulse width		$(SPIxDIV^1 + 1) \times t_{HCLK}^2$		ns
t _{SH}	SCLKx high pulse width		$(SPIxDIV^1 + 1) \times t_{HCLK^2}$		ns
t_{DAV}	Data output valid after SCLKx edge		20		ns
t _{DSU}	Data input setup time before SCLKx edge	10			ns
t_{DHD}	Data input hold time after SCLKx edge	10			ns
t_{DF}	Data output fall time		25		ns
t_{DR}	Data output rise time		25		ns
t _{SR}	SCLKx rise time	1			ns
t_{SF}	SCLKx fall time	1			ns
tsfs	CS0/CS1 high after SCLKx edge	20			ns

 $^{^1}$ For SPI0, x is 0, and for SPI1, x is 1. 2 $t_{\mbox{\scriptsize HCLK}}$ is the divided system clock, UCLK/CLKCON1[2:0].




Figure 5. SPI Slave Mode Timing (Phase Mode = 1)

Table 7. SPI Slave Mode Timing (Phase Mode = 0)

Parameter	Description	Min	Тур	Max	Unit
t _{CS0} /t _{CS1}	CS0/CS1 to SCLKx edge	10			ns
t _{CS} M	CSO/CS1 high time between active periods	SCLKx			ns
t _{SL}	SCLKx low pulse width		$(SPIxDIV^1 + 1) \times t_{HCLK}^2$		ns
t _{SH}	SCLKx high pulse width		$(SPIxDIV^1 + 1) \times t_{HCLK^2}$		ns
t _{DAV}	Data output valid after SCLKx edge		20		ns
t _{DSU}	Data input setup time before SCLKx edge	10			ns
t_{DHD}	Data input hold time after SCLKx edge	10			ns
t _{DF}	Data output fall time		25		ns
t_{DR}	Data output rise time		25		ns
t _{SR}	SCLKx rise time	1			ns
t _{SF}	SCLKx fall time	1			ns
t _{DOCS}	Data output valid after CSO/CS1 edge	20			ns
t _{SFS}	CS0/CS1 high after SCLKx edge	10			ns

 $^{^1}$ For SPI0, x is 0, and for SPI1, x is 1 2 t_{HCLK} is the divided system clock, UCLK/CLKCON1[2:0].




Figure 6. SPI Slave Mode Timing (Phase Mode = 0)

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 8.

Tuble 6.								
Parameter	Rating							
AV _{DD} to AGNDx	−0.3 V to +3.96 V							
AV _{NEG} to AGNDx	−5.5 V to +0.3 V							
VDACV _{DD} to AGNDx	−0.3 V to +5.5 V							
IOVDDx to DGNDx	-0.3 V to +3.96 V							
Digital Input Voltage to DGNDx	-0.3 V to IOVDDx + 0.3 V							
Digital Output Voltage to DGNDx	-0.3 V to IOVDDx + 0.3 V							
Analog Inputs to AGNDx	$-0.3 \text{ V to AV}_{DD} + 0.3 \text{ V}$							
Total Positive GPIO Pins Current	0 mA to 30 mA							
Total Negative GPIO Pins Current	-30 mA to 0 mA							
IDAC3 Pull-Down Voltage	$AV_{NEG} - 0.3 V$							
IDAC3 Pull-Down Current	−100 mA							
Operating Temperature Range	−40°C to +85°C							
Storage Temperature Range	−65°C to +150°C							
Junction Temperature	150°C							
ESD Rating, All Pins								
Human Body Model (HBM)	1 kV							
Field-Induced Charged Device Model (FICDM)	1.25 kV							

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 9. Thermal Resistance

Package Type	θ _{JA}	θις	Unit
112-Ball CSP_BGA	44.5	11	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

	1	2	3	4	5	6	7	8	9	10	11			
A	RESERVED	IDAC0	PVDD_ IDAC0	IDAC2	PVDD_ IDAC2	IDAC3	PGND	PVDD_IDAC3	PVDD_ IDAC1	IDAC1	RESERVED	A		
В	IDAC4	CDAMP_ IDAC0	CDAMP_ IDAC2	IDAC2	PVDD IDAC2	IDAC3	PGND	PVDD IDAC3	CDAMP_ IDAC3	CDAMP_ IDAC1	IDAC5	В		
С	PVDD IDAC4	CDAMP_ IDAC4	P2.3/BM	P1.0/ SIN/ ECLKIN/ PLAI[4]	P1.2/ PWM0/ PLAI[6]	P1.3/ PWM1/ PLAI[7]	P1.4/ PWM2/ SCLK1/ PLAO[10]	P1.5/ PWM3/ MISO1/ PLAO[11]	P1.6/ PWM4/ MOSI1/ PLAO[12]	CDAMP_ IDAC5	PVDD IDAC5	С		
D	RESERVED	RESET	P3.2/ PLAI[14]	P2.0/IRQ2/ PWMTRIP/ PLACLK2/ PLAI[8]	P1.1/SOUT/ PLACLK1/ PLAI[5]	RESERVED	P2.4/IRQ5/ ADCCONV/ PWM6/ PLAO[18]	P2.5/IRQ6/ PWM7/ PLAO[19]	P1.7/IRQ1/ PWM5/CS1/ PLAO[13]	DGND2	IREF	D		
E	IOVDD1	P0.1/ MISO0/ PLAI[1]	P0.0/ SCLK0/ PLAI[0]	P2.2/IRQ4/ MRST/ CLKOUT/ PLAI[10]	P2.1/IRQ3/ PWMSYNC/ PLA[9] SWDIO SWCLK IOVDD2 E									
F	IOGND1	P0. <u>3/</u> IRQ0/CS0/ PLAI[3]	P0.2/ MOSI0/ PLAI[2]	RESERVED	ADuCM310 TOP VIEW (Not to Scale)			RESERVED	VDACV _{DD}	AVDD_REG1	IOGND2	F		
G	P0.7/ SDA1/ PLAO[5]	P0.6/ SCL1/ PLAO[4]	P0.5/ SDA0/ PLAO[3]	P.04/ SCL0/ PLAO[2]				AIN4	AGND2	AVDD_REG2	VREF_1.2	G		
н	P2.6/ IRQ7/ PLAO[20]	P2.7/ IRQ8/ PLAO[21]	P3.0/ PLAI[12]	AGND5	VDAC5	RESERVED	AIN1	AIN5	VDAC6	VDAC7	AVDD4	н		
J	P3.4/ PLAO[26]	XTALO	P3.1/ PLAI[13]	VDAC4	DVDD	AIN0	AIN2	AIN6	VDAC2	BUF_ VREF2.5A	AGND4	J		
ĸ	IOVDD3	XTALI	DVDD_REG1	VDAC1	AGND1	AV _{NEG}	AIN3	AIN7	VDAC3	ADC_CAPN	BUF_ VREF2.5B	κ		
L	IOGND3	DGND1	DVDD_REG2	VDAC0	AVDD3	AGND3	AGND6	AIN8	AIN9	ADC_CAPN	ADC_CAPP	L		
	1	2	3	4	5	6	7	8	9	10	11			
			IDA	RELATED		AL PINS	ANALOG P	INS RI	ESERVED			13040-007		

Figure 7. Pin Configuration

Table 10. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
D2	RESET	1	Reset Input (Active Low). An internal pull-up is included on this pin.
E3	P0.0/SCLK0/PLAI[0]	I/O	General-Purpose Input and Output Port 0.0/SPI0 Clock/Input to PLA Element 0. This pin defaults as an input with the internal pull-up resistor disabled.
E2	P0.1/MISO0/PLAI[1]	I/O	General-Purpose Input and Output Port 0.1/SPI0 Data Master Input-Slave Output/Input to PLA Element 1. This pin defaults as an input with the internal pull-up disabled.
F3	P0.2/MOSI0/PLAI[2]	I/O	General-Purpose Input and Output Port 0.2/SPI0 Data Master Output-Slave Input/Input of PLA Element 2. This pin defaults as an input with the internal pull-up disabled.
F2	P0.3/IRQ0/CS0/PLAI[3]	I/O	General-Purpose Input and Output Port 0.3/External Interrupt Request 0/SPI0 Chip Select Input/Input of PLA Element 3. This pin defaults as an input with the internal pull-up disabled. If SPI0 is used, configure this pin as CSO.
G4	P0.4/SCL0/PLAO[2]	I/O	General-Purpose Input and Output Port 0.4/I ² C Interface Clock for I2CO/Output of PLA Element 2. This pin defaults as an input with the internal pull-up disabled.

Pin No.	Mnemonic	Type ¹	Description
G3	P0.5/SDA0/PLAO[3]	I/O	General-Purpose Input and Output Port 0.5/I ² C Interface Data for
			I2CO/Output of PLA Element 3. This pin defaults as an input with internal pull-up disabled.
G2	P0.6/SCL1/PLAO[4]	I/O	General-Purpose Input and Output Port 0.6/I ² C Interface Clock for I2C1/Output of PLA Element 4. This pin defaults as an input with internal
G1	P0.7/SDA1/PLAO[5]	1/0	pull-up disabled. General-Purpose Input and Output Port 0.7/I ² C Interface Data for
.		.,, G	I2C1/Output of PLA Element 5. This pin defaults as an input with internal pull-up disabled.
C4	P1.0/SIN/ECLKIN/PLAI[4]	I/O	General-Purpose Input and Output Port 1.0/UART Input Pin/External Input Clock/Input to PLA Element 4. The ECLKIN pin is used for the UART downloader. This pin defaults as an input with internal pull-up disabled.
D5	P1.1/SOUT/PLACLK1/PLAI[5]	I/O	General-Purpose Input and Output Port 1.1/UART Output Pin/PLA Input Clock/Input to PLA Element 5. The PLACLK1 pin is used for the UART downloader. This pin defaults as an input with internal pull-up disabled.
C5	P1.2/PWM0/PLAI[6]	I/O	General-Purpose Input and Output Port 1.2/PWM0 Output/Input to PLA Element 6. This pin defaults as an input with internal pull-up disabled.
C6	P1.3/PWM1/PLAI[7]	I/O	General-Purpose Input and Output Port 1.3/PWM1 Output/Input to PLA Element 7. This pin defaults as an input with internal pull-up disabled.
C 7	P1.4/PWM2/SCLK1/PLAO[10]	I/O	General-Purpose Input and Output Port 1.4/PWM2 Output/SPI1 Clock/Output of PLA Element 10. This pin defaults as an input with internal pull-up disabled.
C8	P1.5/PWM3/MISO1/PLAO[11]	I/O	General-Purpose Input and Output Port 1.5/PWM3 Output/SPI1 Data Master Input-Slave Output/Output of PLA Element 11. This pin defaults as an input with internal pull-up disabled.
C9	P1.6/PWM4/MOSI1/PLAO[12]	I/O	General-Purpose Input and Output Port 1.6/PWM4 Output/SPI1 Data Master Output-Slave Input/Output of PLA Element 12. This pin defaults as an input with internal pull-up disabled.
D9	P1.7/IRQ1/PWM5/CS1/PLAO[13]	I/O	General-Purpose Input and Output Port 1.7/External Interrupt Request 1/PWM5 Output/SPI1 Chip Select Input/Output of PLA Element 13. This pin defaults as an input with internal pull-up disabled. If SPI1 is used, configure this pin as CS1.
D4	P2.0/IRQ2/PWMTRIP/PLACLK2/PLAI[8]	I/O	General-Purpose Input and Output Port 2.0/External Interrupt Request 2/ PWM Trip Input Source/PLA Input Clock/Input to PLA Element 8. This pin defaults as an input with the internal pull-up disabled.
E8	P2.1/IRQ3/PWMSYNC/PLAI[9]	I/O	General-Purpose Input and Output Port 2.1/External Interrupt Request 3/ PWM Sync Input/Input to PLA Element 9. This pin defaults as an input with the internal pull-up disabled.
E4	P2.2/IRQ4/MRST/CLKOUT/PLAI[10]	I/O	General-Purpose Input and Output Port 2.2/External Interrupt Request 4/ Reset Out Pin/Clock Output/Input to PLA Element 10. This pin defaults as an input with the internal pull-up disabled.
C3	P2.3/BM	I/O	General-Purpose Input and Output Port 2.3/BM pin. If this pin is low, then the device enters UART download after the next rest sequence. This pin defaults as an input with the internal pull-up disabled.
D7	P2.4/IRQ5/ADCCONV/PWM6/PLAO[18]	I/O	General-Purpose Input and Output Port 2.4/External Interrupt Request 5/ External Input to Start ADC Conversions/PWM6 Output/Output of PLA Element 18. This pin defaults as an input with the internal pull-up disabled.
D8	P2.5/IRQ6/PWM7/PLAO[19]	I/O	General-Purpose Input and Output Port 2.5/External Interrupt Request 6/ PWM7 Output/Output of PLA Element 19. This pin defaults as an input with the internal pull-up disabled.
H1	P2.6/IRQ7/PLAO[20]	I/O	General-Purpose Input and Output Port 2.6/External Interrupt Request 7/ Output of PLA Element 20. This pin defaults as an input with the internal pull-up disabled.
H2	P2.7/IRQ8/PLAO[21]	I/O	General-Purpose Input and Output Port 2.7/External Interrupt Request 8/ Output of PLA Element 21. This pin defaults as an input with the internal pull-up disabled.
H3	P3.0/PLAI[12]	I/O	General-Purpose Input and Output Port 3.0/Input to PLA Element 12. This pin defaults as an input with the internal pull-up disabled.

Pin No.	Mnemonic	Type ¹	Description		
J3	P3.1/PLAI[13]	I/O	General-Purpose Input and Output Port 3.1/Input to PLA Element 13. This pin defaults as an input with the internal pull-up disabled.		
D3	P3.2/PLAI[14]	I/O	General-Purpose Input and Output Port 3.2/Input to PLA Element 14. This pin defaults as an input with the internal pull-up disabled.		
J1	P3.4/PLAO[26]	I/O	General-Purpose Input and Output Port 3.4/Output of PLA Element 26. T pin defaults as an input with the internal pull-up disabled.		
E10	SWCLK	1	Serial Wire Debug Clock Input Pin.		
E9	SWDIO	I/O	Serial Wire Debug Data Input/Output Input Pin.		
G11	VREF_1.2	AO	1.2 V Reference Output. This pin cannot be used to source current externally. Connect this pin to AGND via a 470 nF capacitor.		
D11	IREF	AI	This pin generates the reference current for the IDACs. Connect this pin to analog ground via a 5 ppm, 3.16 k Ω external resistor (R_{EXT}).		
J6	AINO	Al	Single-Ended or Differential Analog Input 0.		
H7	AIN1	Al	Single-Ended or Differential Analog Input 1.		
J7	AIN2	Al	Single-Ended or Differential Analog Input 2.		
K7	AIN3	Al	Single-Ended or Differential Analog Input 3.		
G8	AIN4	AI	Single-Ended or Differential Analog Input 4. This is also the input for the digital comparator.		
H8	AIN5	Al	Single-Ended or Differential Analog Input 5.		
J8	AIN6	Al	Single-Ended or Differential Analog Input 6.		
K8	AIN7	Al	Single-Ended or Differential Analog Input 7.		
L8	AIN8	Al	Single-Ended or Differential Analog Input 8.		
L9	AIN9	Al	Single-Ended or Differential Analog Input 9.		
L4	VDAC0	AO	12-Bit VDAC Output 0, 0 V to 3 V Range.		
K4	VDAC1	AO	12-Bit VDAC Output 1, 0 V to 3 V Range.		
J9	VDAC2	AO	12-Bit VDAC Output 2, –5 V to 0 V Range.		
K9	VDAC3	AO	12-Bit VDAC Output 3, –5 V to 0 V Range.		
J4	VDAC4	AO	12-Bit VDAC Output 4, 0 V to 3 V Range.		
H5	VDAC5	AO	12-Bit VDAC Output 5, 0 V to 3 V Range.		
H9	VDAC6	AO	12-Bit VDAC Output 6, 0 V to 5 V Range.		
H10	VDAC7	AO	12-Bit VDAC Output 7, 0 V to 5 V Range.		
A2	IDAC0	AO	IDAC0 (100 mA).		
A3	PVDD_IDAC0	S	Power for IDAC0.		
B2	CDAMP_IDAC0	Al	Damping Capacitor Pin for IDACO. Connect this pin to the PVDD supply.		
A10	IDAC1	AO	IDAC1 (100 mA).		
A9	PVDD_IDAC1	S	Power for IDAC1.		
B10	CDAMP_IDAC1	Al	Damping capacitor pin for IDAC1. Connect this pin to the PVDD supply.		
B11	IDAC5	AO	IDAC5 (20 mA).		
C11	PVDD_IDAC5	S	Power for IDAC5.		
C10	CDAMP_IDAC5	Al	Damping capacitor pin for IDAC5. Connect this pin to the PVDD supply.		
B1	IDAC4	AO	IDAC4 (20 mA).		
C1	PVDD_IDAC4	S	Power for IDAC4.		
C2	CDAMP_IDAC4	Al	Damping capacitor pin for IDAC4. Connect this pin to the PVDD supply.		
A4, B4	IDAC2	AO	IDAC2 (200 mA).		
A5, B5	PVDD_IDAC2	S	Power for IDAC2.		
В3	CDAMP_IDAC2	Al	Damping Capacitor for IDAC2. Connect this pin to the PVDD supply.		
A6, B6	IDAC3	AO	IDAC3 (250 mA).		
A8, B8	PVDD_IDAC3	S	Power for IDAC3.		
B9	CDAMP_IDAC3	Al	Damping Capacitor Pin for IDAC3. Connect this pin to the PVDD supply.		
A7, B7	PGND	S	Power Supply Ground of the IDACs.		
K5, G9, L6, J11, H4, L7	AGND1, AGND2, AGND3, AGND4, AGND5, AGND6	S	Analog Ground Pins.		

Pin No.	Mnemonic	Type ¹	Description
J5	DVDD	S	Digital Supply Pin. This pin is the supply for the 16 MHz oscillator, PLL, POR, and digital core, including the flash that requires a regulated 1.8 V supply and a 3 V supply.
F9	VDACV _{DD}	S	5 V Analog Supply Pin.
L5, H11	AVDD3, AVDD4	S	Analog Supply Pin (3.3 V).
K3	DVDD_REG1	S	Output of 2.5 V on Chip Low Dropout (LDO) Regulator. Connect a 470 nF capacitor to this pin and DGND. This regulator supplies the inter-die digital interface.
L3	DVDD_REG2	S	Output of 1.8 V on chip LDO regulator. Connect a 470 nF capacitor to this pin and DGND. This regulator supplies flash and the Cortex-M3 processor.
F10	AVDD_REG1	S	Output of 2.5 V on chip LDO regulator. Connect a 470 nF capacitor to this pin and DGND. This regulator supplies the ADC.
G10	AVDD_REG2	S	Output of 2.5 V on chip LDO regulator. Connect a 470 nF capacitor to this pin and DGND. This regulator supplies the IDACs.
K6	AV _{NEG}	S	−5 V Supply Pin.
E1	IOVDD1	S	3.3 V GPIO Supply Pin.
L2, D10	DGND1, DGND2	S	Digital Ground Pins.
E11, K1	IOVDD2, IOVDD3	S	3.3 V GPIO Supply Pins.
F1, F11, L1	IOGND1, IOGND2, IOGND3	S	GPIO Ground Pins.
J2	XTALO	DO	Output from the Crystal Oscillator Inverter. If an external crystal is not used, leave this pin unconnected.
K2	XTALI	DI	Input to the Crystal Oscillator Inverter and Input to the Internal Clock Generator Circuits. If an external crystal is not used, connect this pin to the DGND system ground.
J10	BUF_VREF2.5A	AO	Buffered 2.5 V Bias, Maximum Load = 1.2 mA. Connect this pin to AGND via a 100 nF capacitor.
K11	BUF_VREF2.5B	AO	Buffered 2.5 V Bias, Maximum Load = 1.2 mA. Connect this pin to AGND via a 100 nF capacitor.
K10, L10	ADC_CAPN	S	Decoupling Capacitor Connection for ADC Reference Buffer. Connect this pin to AGND.
L11	ADC_CAPP	S	Decoupling Capacitor Connection for ADC Reference Buffer. Connect this pin to a 4.7 μ F capacitor and connect the other side of the capacitor to the AGND and the ADC_CAPN pins.
A1, A11, D1, F4, F8, D6, H6	RESERVED		Reserved. Do not connect to this pin.

¹ I is input, I/O is input/output, AO is analog output, AI is analog input, S is supply, DO is digital output, and DI is digital input.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Headroom Voltage vs. Load Resistance for VDAC7, $VDACV_{DD} = 3 V$; Headroom = $VDACV_{DD} - VDAC Output Voltage$




Figure 9. Typical Headroom Voltage vs. Load Resistance for VDAC7, VDACV_{DD} = 5 V; Headroom = VDACV_{DD} – VDAC Output Voltage




Figure 10. Typical Headroom Voltage vs. Load Resistance for VDAC2, $AV_{NEG} = -5 V$; Headroom = $AV_{NEG} - VDAC$ Output Voltage




Figure 11. Typical Headroom Voltage vs. Load Resistance for VDAC0, $AV_{DD} = 3 V$; Headroom = $AV_{DD} - VDAC$ Output Voltage




Figure 12. Typical Headroom Voltage vs. Load Resistance for VDAC4, $AV_{DD} = 3 V$; Headroom = $AV_{DD} - VDAC$ Output Voltage




Figure 13. Input Current vs. V_{IN} , $V_{DD} = 3.3 V$, $T_A = 25 ^{\circ}$ C, Unbuffered Mode, 100 kSPS




Figure 14. Input Current vs. V_{IN} , $V_{DD} = 3.3 V$, $T_A = 25$ °C, Buffered Mode, 100 kSPS




Figure 15. Typical IDAC0 PVDD_IDAC0 Pin Voltage Headroom vs. Output Current for Different Temperatures; $PV_{DD} = 1.8 \text{ V}$




Figure 16. Typical IDAC1 PVDD_IDAC1 Pin Voltage Headroom vs. Output Current for Different Temperatures; $PV_{DD} = 1.8 V$




Figure 17. Typical IDAC2 PVDD_IDAC2 Pin Voltage Headroom vs. Output Current for Different Temperatures; $PV_{DD} = 1.8 \text{ V}$




Figure 18. Typical IDAC3 PVDD_IDAC3 Pin Voltage Headroom vs. Output Current for Different Temperatures; PV_{DD} = 1.8 V




Figure 19. Typical IDAC4 PVDD_IDAC4 Pin Voltage Headroom vs. Output Current for Different Temperatures; $PV_{DD} = 1.8 \text{ V}$




Figure 20. Typical IDAC5 PVDD_IDAC5 Pin Voltage Headroom vs. Output Current for Different Temperatures, $PV_{DD} = 1.8 \text{ V}$




Figure 21. ADC SNR vs. External Reference Voltage (EXT V_{REF})




Figure 22. Typical Output Voltage vs. Load Current




Figure 23. DVDD Power-On Requirements

RECOMMENDED CIRCUIT AND COMPONENT VALUES

Figure 24 shows a typical connection diagram for the ADuCM310.

There are four digital supply balls: IOVDD1, IOVDD2, IOVDD3, and DVDD. Decouple these balls with a 0.1 μF capacitor placed as close as possible to each of the four balls and a 10 μF capacitor at the supply source. Similarly, the analog supply pins, AVDD3 and AVDD4, each require a 0.1 μF capacitor placed as close as possible to each ball with a 10 μF capacitor at the supply source.

The IDACs source their output currents from the PV_{DD} supply balls, PVDD_IDACx. Connect a 100 nF capacitor close to each PVDD supply ball. Place at least one 10 μ F capacitor at the source of the PVDD supply (PVDD_IDACx balls).

The IDAC output filters depend on a 10 nF capacitor placed between the CDAMP_IDACx ball and the PVDD_IDACx ball.

The ADC reference requires a 4.7 μF capacitor between the ADC_CAPN and ADC_CAPP balls. Directly connect ADC_CAPN to the analog ground (AGND).

The ADuCM310 contains four internal regulators. These regulators require external decoupling capacitors. The DVDD_REG1 and DVDD_REG2 balls each requires a 0.47 μ F capacitor to the digital ground (DGND). The AVDD_REG1 and AVDD_REG2 balls each requires a decoupling capacitor to the AGND.

To generate an accurate and low drift reference current, connect the IREF ball to the analog ground via a low parts per million (ppm) 3.16 k Ω resistor.

Connect the VREF_1.2 ball to AGND via a 0.47 µF capacitor.

See Figure 24 for more details.





Figure 24. Typical Connection Diagram

OUTLINE DIMENSIONS




(BC-112-4) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADuCM310BBCZ	−40°C to +85°C	112-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-112-4
ADuCM310BBCZ-RL	−40°C to +85°C	112-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-112-4
EVAL-ADuCM310QSPZ		Evaluation Board with QuickStart Development System	

¹ Z = RoHS Compliant Part.

 I^2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).





www.analog.com