# **TABLE OF CONTENTS**

reatures	
Applications	
General Description	
Functional Block Diagram	
Revision History	
Specifications	
Timing Diagrams	
Absolute Maximum Ratings	
ESD Caution	
Pin Configuration and Function Descriptions	
Typical Performance Characteristics	

Test Circuit	٠۲
Theory of Operation	
Input Drive Requirements (INA and INB)	
Low-Side Drivers (OUTA, OUTB)	
Supply Capacitor Selection	
PCB Layout Considerations	
Parallel Operation	
Thermal Considerations	. 10
Outline Dimensions	. 12
Ordering Guide	. 13

### **REVISION HISTORY**

. 6
12
13

8/10—Revision 0: Initial Version

## **SPECIFICATIONS**

 $V_{\rm DD}$  = 12 V,  $T_{\rm J}$  = -40°C to +125°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
SUPPLY						
Supply Voltage Range	$V_{DD}$		4.5		18	V
Supply Current	I <sub>DD</sub>	No switching		1.2	3	mA
UVLO						
Turn-On Threshold Voltage	$V_{UVLO\_ON}$	$V_{DD}$ rising, $T_J = 25$ °C, see Figure 3	3.8	4.2	4.5	V
Turn-Off Threshold Voltage	$V_{\text{UVLO\_OFF}}$	$V_{DD}$ falling, $T_J = 25$ °C, see Figure 3	3.5	3.9	4.3	V
Hysteresis				0.3		V
DIGITAL INPUTS (INA, INB)						
Input Voltage High	V <sub>IH</sub>	See Figure 2	2.0			V
Input Voltage Low	$V_{IL}$	See Figure 2			0.8	V
Input Current	I <sub>IN</sub>	$0 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{DD}}$	-20		+20	μΑ
Internal Pull-Up/Pull-Down Current				6		μΑ
OUTPUTS (OUTA, OUTB)						
Output Resistance, Unbiased		VDD = PGND		80		kΩ
Peak Source Current		See Figure 14		4		Α
Peak Sink Current		See Figure 14		-4		Α
SWITCHING TIME						
OUTA and OUTB Rise Time	t <sub>RISE</sub>	C <sub>LOAD</sub> = 2.2 nF, see Figure 2		10	25	ns
OUTA and OUTB Fall Time	t <sub>FALL</sub>	C <sub>LOAD</sub> = 2.2 nF, see Figure 2		10	25	ns
OUTA and OUTB Rising Propagation Delay	t <sub>D1</sub>	C <sub>LOAD</sub> = 2.2 nF, see Figure 2		14	30	ns
OUTA and OUTB Falling Propagation Delay	t <sub>D2</sub>	C <sub>LOAD</sub> = 2.2 nF, see Figure 2		22	35	ns
Delay Matching Between Channels				2		ns

<sup>&</sup>lt;sup>1</sup> All limits at temperature extremes guaranteed via correlation using standard statistical quality control (SQC) methods.

### **TIMING DIAGRAMS**




Figure 3. UVLO Function

## **ABSOLUTE MAXIMUM RATINGS**

Table 2.

Tubic 2.	
Parameter	Rating
VDD	−0.3 V to +20 V
OUTA, OUTB	
DC	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
<200 ns	$-2 \text{ V to V}_{DD} + 0.3 \text{ V}$
INA, INB	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
ESD	
Human Body Model (HBM)	3.5 kV
Field Induced Charged Device Model	
(FICDM)	
SOIC_N_EP	1.5 kV
MINI_SO_EP	1.0 kV
$\theta_{JA}$ , JEDEC 4-Layer Board	
SOIC_N_EP <sup>1</sup>	59°C/W
MINI_SO_EP <sup>1</sup>	43°C/W
Junction Temperature Range	−40°C to +150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature	
Soldering (10 sec)	300°C
Vapor Phase (60 sec)	215℃
Infrared (15 sec)	260°C

 $<sup>^1\</sup>theta_{JA}$  is measured per JEDEC standards, JESD51-2, JESD51-5, and JESD51-7, as appropriate with the exposed pad soldered to the PCB.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES 1. NC = NO CONNECT.

2. THE EXPOSED PAD OF THE PACKAGE IS NOT DIRECTLY CONNECTED TO ANY PIN OF THE PACKAGE, BUT IT IS ELECTRICALLY AND THERMALLY CONNECTED TO THE DIE SUBSTRATE, WHICH IS THE GROUND OF THE DEVICE. IT IS RECOMMENDED TO HAVE THE EXPOSED PAD AND THE PGND PIN CONNECTED ON THE PCB.

Figure 4. Pin Configuration

**Table 3. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	NC	No Connect.
2	INA	Input Pin for Channel A Gate Driver.
3	PGND	Ground. This pin should be closely connected to the source of the power MOSFET.
4	INB	Input Pin for Channel B Gate Driver.
5	OUTB	Output Pin for Channel B Gate Driver.
6	VDD	Power Supply Voltage. Bypass this pin to PGND with a $\sim$ 1 $\mu$ F to 5 $\mu$ F ceramic capacitor.
7	OUTA	Output Pin for Channel A Gate Driver.
8	NC	No Connect.
9	EPAD	Exposed Pad. The exposed pad of the package is not directly connected to any pin of the package, but it is electrically and thermally connected to the die substrate, which is the ground of the device. It is recommended to have the exposed pad and the PGND pin connected on the PCB.

## TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{DD}$  = 12 V,  $T_J$  = 25°C, unless otherwise noted.




Figure 5. UVLO vs. Temperature




Figure 6. Rise and Fall Times vs. Temperature




Figure 7. Propagation Delay vs. Temperature




Figure 8. Rise and Fall Times vs. V<sub>DD</sub>




Figure 9. Propagation Delay vs. V<sub>DD</sub>




Figure 10. Typical Rise Propagation Delay




Figure 11. Typical Fall Propagation Delay




Figure 12. Typical Rise Time





Figure 13. Typical Fall Time

# **TEST CIRCUIT**



## THEORY OF OPERATION

The ADP3654 dual driver is optimized for driving two independent enhancement N-channel MOSFETs or insulated gate bipolar transistors (IGBTs) in high switching frequency applications.

These applications require high speed, fast rise and fall times, as well as short propagation delays. The capacitive nature of the aforementioned gated devices requires high peak current capability as well.




Figure 15. Typical Application Circuit

### **INPUT DRIVE REQUIREMENTS (INA AND INB)**

The ADP3654 is designed to meet the requirements of modern digital power controllers; the signals are compatible with 3.3 V logic levels. At the same time, the input structure allows for input voltages as high as  $V_{\rm DD}$ .

An internal pull-down resistor is present at the input, which guarantees that the power device is off in the event that the input is left floating.

#### **LOW-SIDE DRIVERS (OUTA, OUTB)**

The ADP3654 dual drivers are designed to drive ground referenced N-channel MOSFETs. The bias is internally connected to the  $V_{\rm DD}$  supply and PGND.

When ADP3654 is disabled, both low-side gates are held low. Internal impedance is present between the OUTA pin and GND and between the OUTB pin and GND; this feature ensures that the power MOSFET is normally off when bias voltage is not present.

When interfacing ADP3654 to external MOSFETs, the designer should consider ways to make a robust design that minimizes stresses on both the driver and the MOSFETs. These stresses include exceeding the short time duration voltage ratings on the OUTA and OUTB pins, as well as the external MOSFET.

Power MOSFETs are usually selected to have a low on resistance to minimize conduction losses, which usually implies a large input gate capacitance and gate charge.

#### **SUPPLY CAPACITOR SELECTION**

For the supply input ( $V_{DD}$ ) of the ADP3654, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents that are drawn.

An improper decoupling can dramatically increase the rise times because excessive resonance on the OUTA and OUTB pins can, in some extreme cases, damage the device, due to inductive overvoltage on the VDD, OUTA, or OUTB pin.

The minimum capacitance required is determined by the size of the gate capacitances being driven, but as a general rule, a 4.7  $\mu\text{F}$ , low ESR capacitor should be used. Multilayer ceramic chip (MLCC) capacitors provide the best combination of low ESR and small size. Use a smaller ceramic capacitor (100 nF) with a better high frequency characteristic in parallel to the main capacitor to further reduce noise.

Keep the ceramic capacitor as close as possible to the ADP3654 device and minimize the length of the traces going from the capacitor to the power pins of the device.

#### **PCB LAYOUT CONSIDERATIONS**

Use the following general guidelines when designing PCBs:

- Trace out the high current paths and use short, wide (>40 mil) traces to make these connections.
- Minimize trace inductance between the OUTA and OUTB outputs and MOSFET gates.
- Connect the PGND pin of the ADP3654 device as closely as possible to the source of the MOSFETs.
- Place the V<sub>DD</sub> bypass capacitor as close as possible to the VDD and PGND pins.
- Use vias to other layers, when possible, to maximize thermal conduction away from the IC.

Figure 16 shows an example of the typical layout based on the preceding guidelines.




Figure 16. External Component Placement Example

Note that the exposed pad of the package is not directly connected to any pin of the package, but it is electrically and thermally connected to the die substrate, which is the ground of the device.

#### PARALLEL OPERATION

The two driver channels present in the ADP3654 device can be combined to operate in parallel to increase drive capability and minimize power dissipation in the driver.

The connection scheme is shown in Figure 17. In this configuration, INA and INB are connected together, and OUTA and OUTB are connected together.

Particular attention must be paid to the layout in this case to optimize load sharing between the two drivers.




Figure 17. Parallel Operation

#### THERMAL CONSIDERATIONS

When designing a power MOSFET gate drive, the maximum power dissipation in the driver must be considered to avoid exceeding maximum junction temperature.

Data on package thermal resistance is provided in Table 2 to help the designer with this task.

There are several equally important aspects that must be considered, such as the following:

- Gate charge of the power MOSFET being driven
- Bias voltage value used to power the driver
- Maximum switching frequency of operation
- Value of external gate resistance
- Maximum ambient (and PCB) temperature
- Type of package

All of these factors influence and limit the maximum allowable power dissipated in the driver.

The gate of a power MOSFET has a nonlinear capacitance characteristic. For this reason, although the input capacitance is usually reported in the MOSFET data sheet as  $C_{\rm ISS}$ , it is not useful to calculate power losses.

The total gate charge necessary to turn on a power MOSFET device is usually reported on the device data sheet under  $Q_G$ . This parameter varies from a few nanocoulombs (nC) to several hundred nC, and is specified at a specific  $V_{GS}$  value (10 V or 4.5 V).

The power necessary to charge and then discharge the gate of a power MOSFET can be calculated as:

$$P_{GATE} = V_{GS} \times Q_G \times f_{SW}$$

where:

 $V_{GS}$  is the bias voltage powering the driver (VDD).  $Q_G$  is the total gate charge.

 $f_{SW}$  is the maximum switching frequency.

The power dissipated for each gate ( $P_{GATE}$ ) still needs to be multiplied by the number of drivers (in this case, 1 or 2) being used in each package, and it represents the total power dissipated in charging and discharging the gates of the power MOSFETs.

Not all of this power is dissipated in the gate driver because part of it is actually dissipated in the external gate resistor,  $R_{\rm G}$ . The larger the external gate resistor is, the smaller the amount of power that is dissipated in the gate driver.

In modern switching power applications, the value of the gate resistor is kept at a minimum to increase switching speed and minimize switching losses.

In all practical applications where the external resistor is in the order of a few ohms, the contribution of the external resistor can be neglected, and the extra loss is assumed in the driver, providing a good guard band to the power loss calculations.

In addition to the gate charge losses, there are also dc bias losses, due to the bias current of the driver. This current is present regardless of the switching.

$$P_{DC} = V_{DD} \times I_{DD}$$

The total estimated loss is the sum of  $P_{\text{DC}}$  and  $P_{\text{GATE}}$ .

$$P_{LOSS} = P_{DC} + (n \times P_{GATE})$$

where n is the number of gates driven.

When the total power loss is calculated, the temperature increase can be calculated as

$$\Delta T_I = P_{LOSS} \times \theta_{IA}$$

#### **Design Example**

For example, consider driving two IRFS4310Z MOSFETs with a  $V_{\rm DD}$  of 12 V at a switching frequency of 300 kHz, using an ADP3654 in the SOIC\_N\_EP package.

The maximum PCB temperature considered for this design is 85°C.

From the MOSFET data sheet, the total gate charge is  $Q_G = 120$  nC.

$$P_{GATE} = 12 \text{ V} \times 120 \text{ nC} \times 300 \text{ kHz} = 432 \text{ mW}$$

$$P_{DC} = 12 \text{ V} \times 1.2 \text{ mA} = 14.4 \text{ mW}$$

$$P_{LOSS} = 14.4 \text{ mW} + (2 \times 432 \text{ mW}) = 878.4 \text{ mW}$$

The SOIC\_N\_EP thermal resistance is 59°C/W.

$$\Delta T_{I} = 878.4 \text{ mW} \times 59^{\circ}\text{C/W} = 51.8^{\circ}\text{C}$$

$$T_I = T_A + \Delta T_I = 136.8^{\circ}\text{C} \le T_{IMAX}$$

This estimated junction temperature does not factor in the power dissipated in the external gate resistor and, therefore, provides a certain guard band.


If a lower junction temperature is required by the design, the MINI\_SO\_EP package can be used, which provides a thermal resistance of 43°C/W, so that the maximum junction temperature is

$$\Delta T_I = 878.4 \text{ mW} \times 43^{\circ}\text{C/W} = 37.7^{\circ}\text{C}$$

$$T_J = T_A + \Delta T_J = 122.7$$
°C  $\leq T_{JMAX}$ 

Other options to reduce power dissipation in the driver include reducing the value of the  $V_{\rm DD}$  bias voltage, reducing switching frequency, and choosing a power MOSFET with smaller gate charge.

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-012-A A

Figure 18. 8-Lead Standard Small Outline Package, with Exposed Pad [SOIC\_N\_EP] Narrow Body (RD-8-1) Dimensions shown in millimeters




Figure 19. 8-Lead Mini Small Outline Package with Exposed Pad [MINI\_SO\_EP] (RH-8-1) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	UVLO Option	Temperature	Package Description	Package Option	Ordering Quantity	Branding
Model	•	Range	Package Description	•	Quantity	branding
ADP3654ARDZ	4.5 V	-40°C to +125°C	8-Lead Standard Small Outline Package (SOIC_N_EP), Tube	RD-8-1	98	
ADP3654ARDZ-R7	4.5 V	−40°C to +125°C	8-Lead Standard Small Outline Package (SOIC_N_EP), 7" Tape and Reel	RD-8-1	1,000	
ADP3654ARDZ-RL	4.5 V	–40°C to +125°C	8-Lead Standard Small Outline Package (SOIC_N_EP), 13" Tape and Reel	RD-8-1	2,500	
ADP3654ARHZ	4.5 V	−40°C to +125°C	8-Lead Mini Small Outline Package (MINI_SO_EP), Tube	RH-8-1	50	78
ADP3654ARHZ-R7	4.5 V	–40°C to +125°C	8-Lead Mini Small Outline Package (MINI_SO_EP), 7" Tape and Reel)	RH-8-1	1,000	78
ADP3654ARHZ-RL	4.5 V	−40°C to +125°C	8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel	RH-8-1	3,000	78

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.