- 3x SPIs (and 1x Quad SPI)
- CAN (2.0B Active) and SDMMC interface
- SWPMI single wire protocol master I/F
- IRTIM (Infrared interface)
- 14-channel DMA controller

- True random number generator
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™
- All packages are ECOPACK2<sup>®</sup> compliant

## Table 1. Device summary

Reference	Part numbers
STM32L476xx	STM32L476RG, STM32L476JG, STM32L476MG, STM32L476ME, STM32L476VG, STM32L476QG, STM32L476ZG, STM32L476RE, STM32L476JE, STM32L476VE, STM32L476QE, STM32L476ZE, STM32L476RC, STM32L476VC

2/270 DS10198 Rev 8

STM32L476xx Contents

## **Contents**

1	Intro	duction									
2	Desc	ription									
3	Fund	Functional overview									
	3.1	Arm <sup>®</sup> Cortex <sup>®</sup> -M4 core with FPU									
	3.2	Adaptive real-time memory accelerator (ART Accelerator™) 18									
	3.3	Memory protection unit									
	3.4	Embedded Flash memory 19									
	3.5	Embedded SRAM									
	3.6	Firewall									
	3.7	Boot modes									
	3.8	Cyclic redundancy check calculation unit (CRC)									
	3.9	Power supply management									
		3.9.1 Power supply schemes									
		3.9.2 Power supply supervisor									
		3.9.3 Voltage regulator									
		3.9.4 Low-power modes									
		3.9.5 Reset mode									
		3.9.6 VBAT operation									
	3.10	Interconnect matrix									
	3.11	Clocks and startup									
	3.12	General-purpose inputs/outputs (GPIOs)									
	3.13	Direct memory access controller (DMA)									
	3.14	Interrupts and events									
		3.14.1 Nested vectored interrupt controller (NVIC)									
		3.14.2 Extended interrupt/event controller (EXTI)									
	3.15	Analog to digital converter (ADC)									
		3.15.1 Temperature sensor									
		3.15.2 Internal voltage reference (VREFINT)									
		3.15.3 VBAT battery voltage monitoring									
	3.16	Digital to analog converter (DAC)									



3/270

4	Pinou	its and	pin description	61
		3.37.2	Embedded Trace Macrocell™	. 60
		3.37.1	Serial wire JTAG debug port (SWJ-DP)	
	3.37	Develop	oment support	
	3.36	Quad S	PI memory interface (QUADSPI)	59
	3.35		static memory controller (FSMC)	
	3.34		al serial bus on-the-go full-speed (OTG_FS)	
	3.33		digital input/output and MultiMediaCards Interface (SDMMC)	
	3.32		er area network (CAN)	
	3.31	•	vire protocol master interface (SWPMI)	
	3.30		udio interfaces (SAI)	
	3.29		eripheral interface (SPI)	
		-	wer universal asynchronous receiver transmitter (LPUART)	
	3.28			
	3.27		al synchronous/asynchronous receiver transmitter (USART)	
	3.26		egrated circuit interface (I <sup>2</sup> C)	
	3.25		ne clock (RTC) and backup registers	
		3.24.7 3.24.8	System window watchdog (WWDG)	
		3.24.6	Independent watchdog (IWDG)	
		3.24.5	Infrared interface (IRTIM)	
		3.24.4	Low-power timer (LPTIM1 and LPTIM2)	
		3.24.3	Basic timers (TIM6 and TIM7)	
			TIM17)	
		3.24.1	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16,	. +0
	3.24	3.24.1	Advanced-control timer (TIM1, TIM8)	
	3.23		and watchdogs	
	3.23	•	n number generator (RNG)	
	3.22	-	ilter for Sigma-Delta Modulators (DFSDM)	
	3.21		rystal display controller (LCD)	
	3.20		ensing controller (TSC)	
	3.19		onal amplifier (OPAMP)	
	3.18	•	rators (COMP)	
	3.17	Voltage	reference buffer (VREFBUF)	43



STM32L476xx Contents

Control the state of the same	
6 Electrical characteristics	112
6.1 Parameter conditions	
6.1.1 Minimum and maximum values	112
6.1.2 Typical values	112
6.1.3 Typical curves	112
6.1.4 Loading capacitor	112
6.1.5 Pin input voltage	112
6.1.6 Power supply scheme	113
6.1.7 Current consumption measurement	115
6.2 Absolute maximum ratings	
6.3 Operating conditions	
6.3.1 General operating conditions	118
6.3.2 Operating conditions at power-up / power-down	119
6.3.3 Embedded reset and power control block characteristics	
6.3.4 Embedded voltage reference	122
6.3.5 Supply current characteristics	124
6.3.6 Wakeup time from low-power modes and voltage scaling transition times	151
6.3.7 External clock source characteristics	153
6.3.8 Internal clock source characteristics	158
6.3.9 PLL characteristics	163
6.3.10 Flash memory characteristics	164
6.3.11 EMC characteristics	166
6.3.12 Electrical sensitivity characteristics	167
6.3.13 I/O current injection characteristics	168
6.3.14 I/O port characteristics	169
6.3.15 NRST pin characteristics	175
6.3.16 Extended interrupt and event controller input (EXTI) characte	eristics 176
6.3.17 Analog switches booster	176
6.3.18 Analog-to-Digital converter characteristics	177
6.3.19 Digital-to-Analog converter characteristics	190
6.3.20 Voltage reference buffer characteristics	195
6.3.21 Comparator characteristics	197
6.3.22 Operational amplifiers characteristics	198
6.3.23 Temperature sensor characteristics	202



DS10198 Rev 8 5/270

Contents STM32L476xx

		6.3.24	V <sub>BAT</sub> monitoring characteristics	202
		6.3.25	LCD controller characteristics	203
		6.3.26	DFSDM characteristics	205
		6.3.27	Timer characteristics	206
		6.3.28	Communication interfaces characteristics	208
		6.3.29	FSMC characteristics	221
		6.3.30	SWPMI characteristics	238
7	Pacl	kage info	ormation	239
	7.1	LQFP1	44 package information	239
	7.2	UFBGA	A144 package information	243
	7.3	UFBGA	A132 package information	246
	7.4	LQFP1	00 package information	249
	7.5	WLCSI	P81 package information	252
	7.6	WLCSI	P72 package information	255
	7.7	LQFP6	4 package information	
	7.8	Therma	al characteristics	261
		7.8.1	Reference document	261
		7.8.2	Selecting the product temperature range	261
8	Orde	ering inf	ormation	264
9	Revi	ision his	story	265



STM32L476xx List of tables

# List of tables

Table 1.	Device summary	2
Table 2.	STM32L476xx family device features and peripheral counts	. 15
Table 3.	Access status versus readout protection level and execution modes	. 19
Table 4.	STM32L476xx modes overview	. 25
Table 5.	Functionalities depending on the working mode	. 31
Table 6.	STM32L476xx peripherals interconnect matrix	. 34
Table 7.	DMA implementation	. 39
Table 8.	Temperature sensor calibration values	. 42
Table 9.	Internal voltage reference calibration values	. 42
Table 10.	DFSDM1 implementation	. 47
Table 11.	Timer feature comparison	. 47
Table 12.	I2C implementation	
Table 13.	STM32L476xx USART/UART/LPUART features	. 53
Table 14.	SAI implementation	
Table 15.	Legend/abbreviations used in the pinout table	
Table 16.	STM32L476xx pin definitions	
Table 17.	Alternate function AF0 to AF7	
Table 18.	Alternate function AF8 to AF15	
Table 19.	STM32L476xx memory map and peripheral register boundary addresses	
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	
Table 23.	General operating conditions	
Table 24.	Operating conditions at power-up / power-down	
Table 25.	Embedded reset and power control block characteristics	
Table 26.	Embedded internal voltage reference	122
Table 27.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART enable (Cache ON Prefetch OFF)	125
Table 28.	Current consumption in Run modes, code with data processing running from Flash,	
	ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS	
	,	126
Table 29.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART disable	127
Table 30.	Current consumption in Run modes, code with data processing running from Flash,	
<b>-</b>	, , , , , , , , , , , , , , , , , , , ,	128
Table 31.	Current consumption in Run and Low-power run modes, code with data processing	400
<del>-</del>	running from SRAM1	129
Table 32.	Current consumption in Run, code with data processing running from	400
T 11 00	SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V)	130
Table 33.	Typical current consumption in Run and Low-power run modes, with different codes	404
T-1-1- 04	running from Flash, ART enable (Cache ON Prefetch OFF)	131
Table 34.	Typical current consumption in Run, with different codes running from Flash,	
	ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS	404
T-1-1- 05	(VDD12 = 1.10 V)	131
Table 35.	Typical current consumption in Run, with different codes running from Flash,	
	ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS	400
Table 20	(VDD12 = 1.05 V)	132
Table 36.	Typical current consumption in Run and Low-power run modes, with different codes	



DS10198 Rev 8 7/270

List of tables STM32L476xx

	running from Flash, ART disable	132
Table 37.	Typical current consumption in Run modes, with different codes running from	
	Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V)	133
Table 38.	Typical current consumption in Run modes, with different codes running	
T	from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.05 V)	133
Table 39.	Typical current consumption in Run and Low-power run modes, with different codes	404
Table 40	running from SRAM1	134
Table 40.	Typical current consumption in Run mode, with different codes running from	121
Table 41.	SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V)	134
Table 41.	SRAM1 and power supplied by external SMPS (VDD12 = 1.05 V)	135
Table 42.	Current consumption in Sleep and Low-power sleep modes, Flash ON	
Table 43.	Current consumption in Sleep, Flash ON and power supplied by external SMPS	100
Tubic 40.	(VDD12 = 1.10 V)	137
Table 44.	Current consumption in Low-power sleep modes, Flash in power-down	
Table 45.	Current consumption in Stop 2 mode	
Table 46.	Current consumption in Stop 1 mode	
Table 47.	Current consumption in Stop 0 mode	
Table 48.	Current consumption in Standby mode	
Table 49.	Current consumption in Shutdown mode	
Table 50.	Current consumption in VBAT mode	146
Table 51.	Peripheral current consumption	148
Table 52.	Low-power mode wakeup timings	151
Table 53.	Regulator modes transition times	153
Table 54.	Wakeup time using USART/LPUART	153
Table 55.	High-speed external user clock characteristics	
Table 56.	Low-speed external user clock characteristics	
Table 57.	HSE oscillator characteristics	
Table 58.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 59.	HSI16 oscillator characteristics	
Table 60.	MSI oscillator characteristics	
Table 61.	LSI oscillator characteristics	
Table 62.	PLL, PLLSAI1, PLLSAI2 characteristics	
Table 63.	Flash memory characteristics	
Table 64.	Flash memory endurance and data retention	
Table 65. Table 66.	EMS characteristics	
Table 67.	ESD absolute maximum ratings	
Table 67.	Electrical sensitivities	
Table 69.	I/O current injection susceptibility	
Table 70.	I/O static characteristics	
Table 71.	Output voltage characteristics	
Table 72.	I/O AC characteristics	
Table 73.	NRST pin characteristics	
Table 74.	EXTI input characteristics	
Table 75.	Analog switches booster characteristics	
Table 76.	ADC characteristics	
Table 77.	Maximum ADC RAIN	
Table 78.	ADC accuracy - limited test conditions 1	181
Table 79.	ADC accuracy - limited test conditions 2	183
Table 80.	ADC accuracy - limited test conditions 3	185
Table 81.	ADC accuracy - limited test conditions 4	187

**T** 

8/270 DS10198 Rev 8

STM32L476xx List of tables

Table 82.	DAC characteristics	. 190
Table 83.	DAC accuracy	
Table 84.	VREFBUF characteristics	. 195
Table 85.	COMP characteristics	. 197
Table 86.	OPAMP characteristics	. 198
Table 87.	TS characteristics	. 202
Table 88.	V <sub>BAT</sub> monitoring characteristics	. 202
Table 89.	V <sub>BAT</sub> charging characteristics	. 202
Table 90.	LCD controller characteristics	. 203
Table 91.	DFSDM characteristics	. 205
Table 92.	TIMx characteristics	. 207
Table 93.	IWDG min/max timeout period at 32 kHz (LSI)	. 207
Table 94.	WWDG min/max timeout value at 80 MHz (PCLK)	. 207
Table 95.	I2C analog filter characteristics	. 208
Table 96.	SPI characteristics	
Table 97.	Quad SPI characteristics in SDR mode	
Table 98.	QUADSPI characteristics in DDR mode	. 213
Table 99.	SAI characteristics	
Table 100.	SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V	
Table 101.	eMMC dynamic characteristics, VDD = 1.71 V to 1.9 V	
Table 102.	USB OTG DC electrical characteristics	. 218
Table 103.	USB OTG electrical characteristics	
Table 104.	USB BCD DC electrical characteristics	
Table 105.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 106.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	. 223
Table 107.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 108.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	
Table 109.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 110.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Table 111.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 112.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	
Table 113.	Synchronous multiplexed NOR/PSRAM read timings	
Table 114.	Synchronous multiplexed PSRAM write timings	
Table 115.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 116.	Synchronous non-multiplexed PSRAM write timings	
Table 117.	Switching characteristics for NAND Flash read cycles	
Table 118.	Switching characteristics for NAND Flash write cycles	
Table 119.		. 238
Table 120.	LQFP - 144-pin, 20 x 20 mm low-profile quad flat package	
	mechanical data	. 240
Table 121.	UFBGA - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball	
	grid array package mechanical data	. 243
Table 122.	UFBGA144 recommended PCB design rules (0.80 mm pitch BGA)	. 244
Table 123.	UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array	
	package mechanical data	
Table 124.	UFBGA132 recommended PCB design rules (0.5 mm pitch BGA)	. 247
Table 125.	LQFP - 100 pins, 14 x 14 mm low-profile quad flat package	• • •
T     455	mechanical data	. 249
Table 126.	WLCSP- 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale	<b>6</b>
<b>-</b>	package mechanical data	
Table 127.	WLCSP81 recommended PCB design rules (0.4 mm pitch)	. 253
i able 128.	WLCSP - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip	



DS10198 Rev 8 9/270

List of tables STM32L476xx

	scale package mechanical data	. 255
Table 129.	WLCSP72 recommended PCB design rules (0.4 mm pitch BGA)	
	LQFP - 64 pins, 10 x 10 mm low-profile quad flat	
	package mechanical data	. 258
Table 131.	Package thermal characteristics	. 261
Table 132.	STM32L476xx ordering information scheme	. 264
Table 133.	Document revision history	. 265



STM32L476xx List of figures

# List of figures

Figure 1.	STM32L476xx block diagram	17
Figure 2.	Power supply overview	
Figure 3.	Power-up/down sequence	
Figure 4.	Clock tree	
Figure 5.	Voltage reference buffer	
Figure 6.	STM32L476Zx LQFP144 pinout <sup>(1)</sup>	61
Figure 7.	STM32L476Zx, external SMPS device, LQFP144 pinout <sup>(1)</sup>	62
Figure 8.	STM32L476Zx UFBGA144 ballout <sup>(1)</sup>	
Figure 9.	STM32L476Qx UFBGA132 ballout <sup>(1)</sup>	
Figure 10.	STM32L476Qx, external SMPS device, UFBGA132 ballout	
Figure 11.	STM32L476Vx LQFP100 pinout <sup>(1)</sup>	
Figure 12.	STM32L476Mx WLCSP81 ballout <sup>(1)</sup>	65
Figure 13.	STM32L476Jx WLCSP72 ballout <sup>(1)</sup>	65
Figure 14.	STM32L476Jx, external SMPS device, WLCSP72 ballout <sup>(1)</sup>	66
Figure 15.	STM32L476Rx LQFP64 pinout <sup>(1)</sup>	66
Figure 16.	STM32L476Rx LQFP64 pinout <sup>(1)</sup> STM32L476Rx, external SMPS device, LQFP64 pinout <sup>(1)</sup>	67
Figure 17.	STM32L476xx memory map	107
Figure 18.	Pin loading conditions	
Figure 19.	Pin input voltage	
Figure 20.	Power supply scheme	
Figure 21.	Current consumption measurement scheme with and without external	
	SMPS power supply	115
Figure 22.	VREFINT versus temperature	
Figure 23.	High-speed external clock source AC timing diagram	154
Figure 24.	Low-speed external clock source AC timing diagram	154
Figure 25.	Typical application with an 8 MHz crystal	156
Figure 26.	Typical application with a 32.768 kHz crystal	157
Figure 27.	HSI16 frequency versus temperature	159
Figure 28.	Typical current consumption versus MSI frequency	
Figure 29.	I/O input characteristics	171
Figure 30.	I/O AC characteristics definition <sup>(1)</sup>	
Figure 31.	Recommended NRST pin protection	
Figure 32.	ADC accuracy characteristics	
Figure 33.	Typical connection diagram using the ADC	
Figure 34.	12-bit buffered / non-buffered DAC	
Figure 35.	SPI timing diagram - slave mode and CPHA = 0	
Figure 36.	SPI timing diagram - slave mode and CPHA = 1	
Figure 37.	SPI timing diagram - master mode	
Figure 38.	Quad SPI timing diagram - SDR mode	
Figure 39.	Quad SPI timing diagram - DDR mode	
Figure 40.	SAI master timing waveforms	
Figure 41.	SAI slave timing waveforms	
Figure 42.	SDIO high-speed mode	
Figure 43.	SD default mode	
Figure 44.	USB OTG timings – definition of data signal rise and fall time	
Figure 45.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 46.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 47.	Asynchronous multiplexed PSRAM/NOR read waveforms	225



DS10198 Rev 8 11/270

List of figures STM32L476xx

Figure 48.	Asynchronous multiplexed PSRAM/NOR write waveforms	227
Figure 49.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 50.	Synchronous multiplexed PSRAM write timings	
Figure 51.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 52.	Synchronous non-multiplexed PSRAM write timings	
Figure 53.	NAND controller waveforms for read access	
Figure 54.	NAND controller waveforms for write access	
Figure 55.	NAND controller waveforms for common memory read access	
Figure 56.	NAND controller waveforms for common memory write access	
Figure 57.	LQFP - 144-pin, 20 x 20 mm low-profile quad flat package outline	
Figure 58.	LQFP - 144-pin,20 x 20 mm low-profile quad flat package	
ga. 0 00.	recommended footprint	241
Figure 59.	LQFP144 marking (package top view)	
Figure 60.	UFBGA - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball	272
rigare oo.	grid array package outline	243
Figure 61.	UFBGA - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball	240
riguic or.	grid array package recommended footprint	244
Figure 62.	UFBGA144 marking (package top view)	
Figure 63.	UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array	273
rigure 05.	package outline	246
Figure 64.	UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array	240
rigule 04.	package recommended footprint	247
Eiguro 65		
Figure 65.	UFBGA132 marking (package top view)	
Figure 66.	LQFP - 100 pins, 14 x 14 mm low-profile quad flat package outline	249
Figure 67.	LQFP - 100 pins, 14 x 14 mm low-profile quad flat	250
Figure 60	recommended footprint	
Figure 68.	LQFP100 marking (package top view)	251
Figure 69.	WLCSP - 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level	252
Figure 70	chip scale package outline	252
Figure 70.	WLCSP81- 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale	252
F: 74	package recommended footprint	
Figure 71.	WLCSP81 marking (package top view)	254
Figure 72.	WLCSP - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip	055
F: 70	scale package outline	255
Figure 73.	WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level	050
	chip scale package recommended footprint	
Figure 74.	WLCSP72 marking (package top view)	
Figure 75.	LQFP - 64 pins, 10 x 10 mm low-profile quad flat package outline	258
Figure 76.	LQFP - 64 pins, 10 x 10 mm low-profile quad flat package	
	recommended footprint	
Figure 77.	LQFP64 marking (package top view)	
Figure 78.	LQFP64 P <sub>D</sub> max vs. T <sub>A</sub>	263

577

STM32L476xx Introduction

## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L476xx microcontrollers.

This document should be read in conjunction with the STM32L4x6 reference manual (RM0351). The reference manual is available from the STMicroelectronics website <a href="https://www.st.com">www.st.com</a>.

For information on the Arm<sup>®(a)</sup> Cortex<sup>®</sup>-M4 core, please refer to the Cortex<sup>®</sup>-M4 Technical Reference Manual, available from the www.arm.com website.





5

DS10198 Rev 8 13/270

Downloaded from Arrow.com.

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32L476xx **Description** 

#### **Description** 2

The STM32L476xx devices are the ultra-low-power microcontrollers based on the highperformance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all Arm® single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L476xx devices embed high-speed memories (Flash memory up to 1 Mbyte, up to 128 Kbyte of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L476xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer up to three fast 12-bit ADCs (5 Msps), two comparators, two operational amplifiers, two DAC channels, an internal voltage reference buffer, a low-power RTC, two general-purpose 32-bit timer, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and two 16-bit low-power timers. The devices support four digital filters for external sigma delta modulators (DFSDM).

In addition, up to 24 capacitive sensing channels are available. The devices also embed an integrated LCD driver 8x40 or 4x44, with internal step-up converter.

They also feature standard and advanced communication interfaces.

- Three I2Cs
- Three SPIs
- Three USARTs, two UARTs and one Low-Power UART.
- Two SAIs (Serial Audio Interfaces)
- One SDMMC
- One CAN

Downloaded from Arrow.com.

- One USB OTG full-speed
- One SWPMI (Single Wire Protocol Master Interface)

The STM32L476xx operates in the -40 to +85 °C (+105 °C junction), -40 to +105 °C (+125 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V  $V_{DD}$  power supply when using internal LDO regulator and a 1.05 to 1.32V  $V_{DD12}$ power supply when using external SMPS supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMPs and comparators, 3.3 V dedicated supply input for USB and up to 14 I/Os can be supplied independently down to 1.08V. A VBAT input allows to backup the RTC and backup registers. Dedicated V<sub>DD12</sub> power supplies can be used to bypass the internal LDO regulator when connected to an external SMPS.

The STM32L476xx family offers six packages from 64-pin to 144-pin packages.

14/270 DS10198 Rev 8 STM32L476xx Description

Table 2. STM32L476xx family device features and peripheral counts

Peripheral		STM32 STM32 L476Zx L476Qx			STM32 L476Vx			STM32 L476Mx		STM32 L476Jx		STM32 L476Rx			
Flash mem	nory	512K B	1MB	512K B	1MB	256K B	512K B	1MB	512K B	1MB	512K B	1MB	256k B	512K B	1MB
SRAM								128	KB						
External m controller for memories		Yes		Yes		Yes <sup>(1)</sup>			No		No		No		
Quad SPI			Yes												
	Advanced control							2 (16	6-bit)						
	General purpose	5 (16-bit) 2 (32-bit)													
	Basic		2 (16-bit)												
Timers	Low -power		2 (16-bit)												
Timers	SysTick timer		1												
	Watchdog timers (indepen- dent, window)	2													
	SPI	3													
	I <sup>2</sup> C	3													
	USART UART LPUART	3 2 1													
Comm.	SAI	2													
interfaces	CAN		1												
	USB OTG FS		Yes												
	SDMMC	Yes													
	SWPMI	Yes													
Digital filter delta modu	rs for sigma- ulators	Yes (4 filters)													
Number of	channels							3	3						
RTC		Yes													
Tamper pir	ns				3			2		2		2		2	
LCD COM x SE	G	8x4	Yes Yes 8x40 or 8x40 or 4x44 4x44			8x4	Yes 8x40 or 4x44		8x3	es 0 or 32	8x2	es 8 or 32	8>	Yes (28 or 4)	x32



DS10198 Rev 8 15/270

Description STM32L476xx

Table 2. STM32L476xx family device features and peripheral counts (continued)

Peripheral	STM32 L476Zx	STM32 L476Qx	STM32 L476Vx	STM32 L476Mx	STM32 L476Jx	STM32 L476Rx				
Random generator			Y	es						
GPIOs <sup>(2)</sup>	114	109	82	65	57	51				
Wakeup pins	5	5	5	4	4	4				
Nb of I/Os down to 1.08 V	14	14	0	6	6	0				
Capacitive sensing Number of channels	24	24	21	12	12	12				
12-bit ADCs Number of channels	3 24	3 19	3 16	3 16	3 16	3 16				
12-bit DAC channels			:	2						
Internal voltage reference buffer			Yes			No				
Analog comparator	2									
Operational amplifiers	2									
Max. CPU frequency		80 MHz								
Operating voltage (V <sub>DD</sub> )			1.71 to	o 3.6 V						
Operating voltage (V <sub>DD12</sub> )			1.05 to	1.32 V						
Operating temperature			temperature: -40 to perature: -40 to 105							
Packages	LQFP144 UFBGA144	UFBGA 132	LQFP100	WLCSP81	WLCSP72	LQFP64				

For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.

577

<sup>2.</sup> In case external SMPS package type is used, 2 GPIO's are replaced by VDD12 pins to connect the SMPS power supplies hence reducing the number of available GPIO's by 2.

STM32L476xx Description




Figure 1. STM32L476xx block diagram

Note: AF: alternate function on I/O pins.

DS10198 Rev 8 17/270

#### 3 Functional overview

## 3.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core with FPU

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processor is the latest generation of Arm<sup>®</sup> processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU 32-bit RISC processor features exceptional codeefficiency, delivering the high-performance expected from an Arm<sup>®</sup> core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded Arm<sup>®</sup> core, the STM32L476xx family is compatible with all Arm<sup>®</sup> tools and software.

Figure 1 shows the general block diagram of the STM32L476xx family devices.

## 3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 80 MHz.

## 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

18/270 DS10198 Rev 8

## 3.4 Embedded Flash memory

STM32L476xx devices feature up to 1 Mbyte of embedded Flash memory available for storing programs and data. The Flash memory is divided into two banks allowing read-while-write operations. This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank. The dual bank boot is also supported. Each bank contains 256 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
  - Level 0: no readout protection
  - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
  - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Table 3. Access status versus readout protection level and execution n	nodes
--	-------

Area	Protection	U	ser execution	on	•	oot from RA tem memor	
	level	Read	Write	Erase	Read	Write	Erase
Main	1	Yes	Yes	Yes	No	No	No
memory	2	Yes	Yes	Yes	N/A	N/A	N/A
System	1	Yes	No	No	Yes	No	No
memory	2	Yes	No	No	N/A	N/A	N/A
Option	1	Yes	Yes	Yes	Yes	Yes	Yes
bytes	2	Yes	No	No	N/A	N/A	N/A
Backup	1	Yes	Yes	N/A <sup>(1)</sup>	No	No	N/A <sup>(1)</sup>
registers	2	Yes	Yes	N/A	N/A	N/A	N/A
CDAMO	1	Yes	Yes	Yes <sup>(1)</sup>	No	No	No <sup>(1)</sup>
SRAM2	2	Yes	Yes	Yes	N/A	N/A	N/A

<sup>1.</sup> Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.
- Proprietary code readout protection (PCROP): a part of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. One area per bank can be selected, with 64-bit granularity. An additional option bit (PCROP\_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.



DS10198 Rev 8 19/270

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

#### 3.5 Embedded SRAM

STM32L476xx devices feature up to 128 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 96 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 32 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).

This block is accessed through the ICode/DCode buses for maximum performance. These 32 Kbyte SRAM can also be retained in Standby mode.

The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

#### 3.6 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
  - Code segment (located in Flash or SRAM1 if defined as executable protected area)
  - Non-volatile data segment (located in Flash)
  - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
  - Code segment: up to 1024 Kbyte with granularity of 256 bytes
  - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
  - Volatile data segment: up to 96 Kbyte with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.

DS10198 Rev 8

#### 3.7 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, CAN or USB OTG FS in Device mode through DFU (device firmware upgrade).

## 3.8 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 3.9 Power supply management

#### 3.9.1 Power supply schemes

- V<sub>DD</sub> = 1.71 to 3.6 V: external power supply for I/Os (V<sub>DDIO1</sub>), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD pins.
- V<sub>DD12</sub> = 1.05 to 1.32 V: external power supply bypassing internal regulator when connected to an external SMPS. It is provided externally through VDD12 pins and only available on packages with the external SMPS supply option. VDD12 does not require any external decoupling capacitance and cannot support any external load.
- V<sub>DDA</sub> = 1.62 V (ADCs/COMPs) / 1.8 (DAC/OPAMPs) to 3.6 V: external analog power supply for ADCs, DAC, OPAMPs, Comparators and Voltage reference buffer. The V<sub>DDA</sub> voltage level is independent from the V<sub>DD</sub> voltage.
- V<sub>DDUSB</sub> = 3.0 to 3.6 V: external independent power supply for USB transceivers. The V<sub>DDUSB</sub> voltage level is independent from the V<sub>DD</sub> voltage.
- $V_{DDIO2}$  = 1.08 to 3.6 V: external power supply for 14 I/Os (PG[15:2]). The  $V_{DDIO2}$  voltage level is independent from the  $V_{DD}$  voltage.
- V<sub>LCD</sub> = 2.5 to 3.6 V: the LCD controller can be powered either externally through VLCD pin, or internally from an internal voltage generated by the embedded step-up converter.
- V<sub>BAT</sub> = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.


Note: When the functions supplied by  $V_{DDA}$ ,  $V_{DDUSB}$  or  $V_{DDIO2}$  are not used, these supplies should preferably be shorted to  $V_{DD}$ .

DS10198 Rev 8 21/270

Note: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V tolerant (refer to Table 20: Voltage characteristics).

 $V_{DDIOx}$  is the I/Os general purpose digital functions supply.  $V_{DDIOx}$  represents  $V_{DDIO1}$  or  $V_{DDIO2}$ , with  $V_{DDIO1} = V_{DD}$ .  $V_{DDIO2}$  supply voltage level is independent from  $V_{DDIO1}$ .

Figure 2. Power supply overview



During power-up and power-down phases, the following power sequence requirements must be respected:

- When  $V_{DD}$  is below 1 V, other power supplies  $(V_{DDA}, V_{DDUSB}, V_{DDIO2}, V_{LCD})$  must remain below  $V_{DD}$  + 300 mV.
- When V<sub>DD</sub> is above 1 V, all power supplies are independent.

During the power-down phase,  $V_{DD}$  can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ; this allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.

22/270 DS10198 Rev 8



Note:




Figure 3. Power-up/down sequence

1.  $V_{DDX}$  refers to any power supply among  $V_{DDA}$ ,  $V_{DDUSB}$ ,  $V_{DDIO2}$ ,  $V_{LCD}$ .

#### 3.9.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage  $V_{DD}$  is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the VPVD threshold. An interrupt can be generated when  $V_{DD}$  drops below the VPVD threshold and/or when  $V_{DD}$  is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a Peripheral Voltage Monitor which compares the independent supply voltages  $V_{DDA}$ ,  $V_{DDUSB}$ ,  $V_{DDIO2}$  with a fixed threshold in order to ensure that the peripheral is in its functional supply range.



DS10198 Rev 8 23/270

#### 3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 32 Kbyte SRAM2 in Standby with SRAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L476xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (V<sub>CORF</sub>) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The  $V_{CORE}$  can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

 Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

When the MR is in use, the STM32L476xx with the external SMPS option allows to force an external  $V_{CORE}$  supply on the VDD12 supply pins.

When V<sub>DD12</sub> is forced by an external source and is higher than the output of the internal LDO, the current is taken from this external supply and the overall power efficiency is significantly improved if using an external step down DC/DC converter.

#### 3.9.4 Low-power modes

The ultra-low-power STM32L476xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.



Table 4. STM32L476xx modes overview

					lable	lable 4. S i M3ZL4/6XX illoues overview	erview		
Mode	Regulator (1)	CPU	Flash	SRAM	Clocks	DMA & Peripherals <sup>(2)</sup>	Wakeup source	Consumption <sup>(3)</sup>	Wakeup time
	MR range 1							112 µA/MHz	
<u> </u>	SMPS range 2 High	>	ON(4)	Ž	X V	ΙΙ	V.	40 µA/MHz <sup>(5)</sup>	Š
2	MR range2	<u>8</u>	5	5	<u> </u>		<u>(</u>	100 µA/MHz	<u>(</u>
	SMPS range 2 Low					All except OTG_FS, RNG		39 hA/MHz <sup>(6)</sup>	
LPRun	LPR	Yes	ON <sup>(4)</sup>	NO	Any except PLL	All except OTG_FS, RNG	N/A	136 µA/MHz	to Range 1: 4 µs to Range 2: 64 µs
	MR range 1							37 µA/MHz	
0	SMPS range 2 High	Q Z	ON(4)	(2)	Š	ΙΙ	Any interrupt or	13 µA/MHz <sup>(5)</sup>	6 cycles
ָ ס ט ט	MR range2	2	5		<u> </u>		event	35 µA/MHz	
	SMPS range 2 Low					All except OTG_FS, RNG		15 µA/MHz <sup>(6)</sup>	6 cycles
LPSleep	LPR	No	ON <sup>(4)</sup>	ON <sup>(7)</sup>	Any except PLL	All except OTG_FS, RNG	Any interrupt or event	40 µA/MHz	6 cycles



DS10198 Rev 8 25/270

> 4 µs in SRAM 6 µs in Flash

> > Stop 1

0.7 µs in SRAM Consumption<sup>(3)</sup> 6.6 µA w/o RTC 6.9 µA w RTC 108 µA USARTx (x=1...5)<sup>(9)</sup> USARTx (x=1...5)<sup>(9)</sup> RTC, LCD, IWDG RTC, LCD, IWDG Reset pin, all I/Os Reset pin, all I/Os Wakeup source BOR, PVD, PVM I2Cx (x=1...3)<sup>(10)</sup> BOR, PVD, PVM I2Cx (x=1...3)<sup>(10)</sup> COMPx (x=1..2) COMPx (x=1..2) LPTIMx (x=1,2) LPTIMx (x=1,2) SWPMI1<sup>(12)</sup> LPUART1<sup>(9)</sup>  $OTG_FS^{(11)}$ LPUART1<sup>(9)</sup> OTG\_FS<sup>(11)</sup> SWPMI1<sup>(12)</sup> Table 4. STM32L476xx modes overview (continued) All other peripherals are All other peripherals are DMA & Peripherals<sup>(2)</sup> USARTx (x=1...5)<sup>(9)</sup> USARTx (x=1...5)<sup>(9)</sup> RTC, LCD, IWDG I2Cx (x=1...3)<sup>(10)</sup> RTC, LCD, IWDG I2Cx (x=1...3)<sup>(10)</sup> OPAMPx (x=1,2) BOR, PVD, PVM BOR, PVD, PVM OPAMPx (x=1,2) COMPx (x=1,2) LPTIMx (x=1,2) COMPx (x=1,2) LPTIMx (x=1,2) LPUART1<sup>(9)</sup> LPUART1<sup>(9)</sup> DAC1 DAC1 frozen. frozen. Clocks LSE LSI LSE LSI SRAM <u>N</u> <u>N</u> Flash ЭЩ Оff CPU ဍ ŝ Range 1<sup>(8)</sup> Range 2<sup>(8)</sup> Regulator LPR

4.5 µs in Flash

Wakeup time

DS10198 Rev 8 26/270

Stop 0



Mode

Table 4. STM32L476xx modes overview (continued)

	}							
Regulator (1)	CPU	Flash	SRAM	Clocks	DMA & Peripherals <sup>(2)</sup>	Wakeup source	Consumption <sup>(3)</sup>	Wakeup time
	o Z	Off	NO	LSE	BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=12) I2C3 <sup>(10)</sup> LPUART1 <sup>(9)</sup> LPTIM1 *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=12) I2C3 <sup>(10)</sup> LPUART1 <sup>(9)</sup> LPTIM1	1.1 µA w/o RTC 1.4 µA w/RTC	5 µs in SRAM 7 µs in Flash
<u>ā</u>	Powered Off	) #0	SRAM2 ON Powered Off	LSI	BOR, RTC, IWDG  ***  All other peripherals are powered off.  ***  I/O configuration can be floating, pull-up or pull-down	Reset pin 5 I/Os (WKUPx) <sup>(13)</sup> BOR, RTC, IWDG	0.35 µA w/o RTC 0.65 µA w/ RTC 0.12 µA w/o RTC 0.42 µA w/ RTC	14 µs
<u>ā</u>	Powered Off	)# O	Powered Off	LSE	RTC  ***  All other peripherals are powered off.  ***  I/O configuration can be floating, pull-up or pull- down <sup>(14)</sup>	Reset pin 5 I/Os (WKUPx) <sup>(13)</sup> RTC	0.03 µA w/o RTC 0.33 µA w/ RTC	256 µs

. LPR means Main regulator is OFF and Low-power regulator is ON.

2. All peripherals can be active or clock gated to save power consumption.

Typical current at V<sub>DD</sub> = 1.8 V, 25°C. Consumptions values provided running from SRAM, Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz in LPRun/LPSleep. რ

4. The Flash memory can be put in power-down and its clock can be gated off when executing from SRAM.

5. Theoretical value based on  $V_{DD}$  = 3.3 V, DC/DC Efficiency of 85%,  $V_{CORE}$  = 1.10 V

6. Theoretical value based on  $V_{DD}$  = 3.3 V, DC/DC Efficiency of 85%,  $V_{CORE}$  = 1.05 V

7. The SRAM1 and SRAM2 clocks can be gated on or off independently.

- SMPS mode can be used in STOP0 Mode, but no significant power gain can be expected.
- U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event. <u>ග</u>
- 10. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match. OTG\_FS wakeup by resume from suspend and attach detection protocol event.
   SWPMI1 wakeup by resume from suspend.
- 13. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 14. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

28/270 DS10198 Rev 8



By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the user to select one of the low-power modes described below:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Low-power run mode

This mode is achieved with  $V_{CORE}$  supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

#### • Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode.

#### Stop 0, Stop 1 and Stop 2 modes

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are disabled. The LSE or LSI is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode to detect their wakeup condition.

Three Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, most of the  $V_{CORE}$  domain is put in a lower leakage mode.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2. In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

The system clock when exiting from Stop 0, Stop 1 or Stop 2 modes can be either MSI up to 48 MHz or HSI16, depending on software configuration.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the  $V_{CORE}$  domain is powered off. The PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are also switched off.

The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

The brown-out reset (BOR) always remains active in Standby mode.

The state of each I/O during standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAM1 and register contents are lost except for registers in the Backup domain and Standby circuitry. Optionally, SRAM2 can be retained in Standby mode, supplied by the low-power Regulator (Standby with SRAM2 retention mode).

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper) or a failure is detected on LSE (CSS on LSE).

The system clock after wakeup is MSI up to 8 MHz.



DS10198 Rev 8 29/270

Downloaded from **Arrow.com**.

#### Shutdown mode

The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off so that the  $V_{CORE}$  domain is powered off. The PLL, the HSI16, the MSI, the LSI and the HSE oscillators are also switched off.

The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).

The RCR is not available in Shutdown mode. No power voltage monitoring is possible.

The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported.

SRAM1, SRAM2 and register contents are lost except for registers in the Backup domain.

The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper).

The system clock after wakeup is MSI at 4 MHz.



30/270 DS10198 Rev 8

Table 5. Functionalities depending on the working mode<sup>(1)</sup>

					Stop		Sto			ndby	Shute	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	,	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
CPU	Υ	-	Υ	-	i	-	-	-	-	-	-	-	-
Flash memory (up to 1 MB)	O <sup>(2)</sup>	O <sup>(2)</sup>	O <sup>(2)</sup>	O <sup>(2)</sup>	i	-	i	-	ı	-	-	1	-
SRAM1 (up to 96 KB)	Y	Y <sup>(3)</sup>	Y	Y <sup>(3)</sup>	Y	-	Y	-	-	-	-	1	-
SRAM2 (32 KB)	Υ	Y <sup>(3)</sup>	Υ	Y <sup>(3)</sup>	Υ	-	Υ	-	O <sup>(4)</sup>	-	-	-	-
FSMC	0	0	0	0	-	-	-	-	-	-	-	-	-
Quad SPI	0	0	0	0	ı	-	•	-	-	-	-	-	-
Backup Registers	Υ	Y	Υ	Y	Υ	-	Υ	-	Υ	-	Υ	-	Υ
Brown-out reset (BOR)	Υ	Y	Y	Y	Y	Y	Y	Y	Y	Υ	-	,	-
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	0	0	-	-	-	1	-
Peripheral Voltage Monitor (PVMx; x=1,2,3,4)	0	0	0	0	0	0	0	0	-	-	-	1	-
DMA	0	0	0	0	-	-	-	-	-	-	-	-	-
High Speed Internal (HSI16)	0	0	0	0	(5)	-	(5)	-	-	-	-	1	-
High Speed External (HSE)	0	0	0	0	-	-	-	-	-	-	-	,	-
Low Speed Internal (LSI)	0	0	0	0	0	-	0	-	0	-	-	1	-
Low Speed External (LSE)	0	0	0	0	0	-	0	-	0	-	0	-	0
Multi-Speed Internal (MSI)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock Security System (CSS)	0	0	0	0	ı	-	ı	-	-	-	-	-	-
Clock Security System on LSE	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC / Auto wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC Tamper pins	3	3	3	3	3	0	3	0	3	0	3	0	3



DS10198 Rev 8 31/270

Table 5. Functionalities depending on the working mode<sup>(1)</sup> (continued)

					Stop	0/1	Sto	p 2	Star	ndby	Shut	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	•	Wakeup capability	-	Wakeup capability	VBAT
LCD	0	0	0	0	0	0	0	0	-	-	-	1	-
USB OTG FS	O(8)	O <sup>(8)</sup>	-	-	-	0	-	-	-	-	-	-	-
USARTx (x=1,2,3,4,5)	0	0	0	0	O <sup>(6)</sup>	O <sup>(6)</sup>	-	-	ı	-	-	-	1
Low-power UART (LPUART)	0	0	0	0	O <sup>(6)</sup>	O <sup>(6)</sup>	O <sup>(6)</sup>	O <sup>(6)</sup>	-	-	-	1	-
I2Cx (x=1,2)	0	0	0	0	O <sup>(7)</sup>	O <sup>(7)</sup>	-	1	-	-	-	1	-
I2C3	0	0	0	0	O <sup>(7)</sup>	O <sup>(7)</sup>	O <sup>(7)</sup>	O <sup>(7)</sup>	-	-	-	1	-
SPIx (x=1,2,3)	0	0	0	0	-	-	-	-	ı	-	-	-	-
CAN	0	0	0	0	-	-	-	-	ı	-	-	-	-
SDMMC1	0	0	0	0	-	-	-	1	ı	-	-	1	1
SWPMI1	0	0	0	0	-	0	-	1	-	-	-	1	-
SAIx (x=1,2)	0	0	0	0	-	-	-	-	ı	-	-	-	-
DFSDM1	0	0	0	0	-	-	-	1	ı	-	-	1	1
ADCx (x=1,2,3)	0	0	0	0	-	-	-	-	ı	-	-	-	-
DAC1	0	0	0	0	0	-	-	-	ı	-	-	-	-
VREFBUF	0	0	0	0	0	-	-	1	ı	-	-	1	1
OPAMPx (x=1,2)	0	0	0	0	0	-	-	-	-	-	-	-	-
COMPx (x=1,2)	0	0	0	0	0	0	0	0	ı	-	-	-	-
Temperature sensor	0	0	0	0	-	-	-		-	-	-	1	-
Timers (TIMx)	0	0	0	0	-	-	-	1	-	-	-	1	-
Low-power timer 1 (LPTIM1)	0	0	0	0	0	0	0	0	-	-	-	,	1
Low-power timer 2 (LPTIM2)	0	0	0	0	0	0	-	-	-	-	_	-	-
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	-	-	-
Window watchdog (WWDG)	0	0	0	0	-	-	-	-	-	-	-	-	1
SysTick timer	0	0	0	0	-	-	-	-	-	-	-	-	-
Touch sensing controller (TSC)	0	0	0	0	-	-	-	-	-	-	-	-	-

32/270 DS10198 Rev 8



**Stop 0/1** Stop 2 Standby **Shutdown** Wakeup capability Wakeup capability Wakeup capability capabilitv Low-Low-**VBAT Peripheral** Run Sleep power power run sleep Wakeup Random number O<sup>(8)</sup>  $O^{(8)}$ generator (RNG) CRC calculation unit 0 0  $\cap$ 0 5 5 (11)(9)pins **GPIOs** O O 0 0 O 0 0 0 pins (10)(10)

Table 5. Functionalities depending on the working mode<sup>(1)</sup> (continued)

- 1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). = Not available.
- 2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
- 3. The SRAM clock can be gated on or off.
- 4. SRAM2 content is preserved when the bit RRS is set in PWR CR3 register.
- Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. Voltage scaling Range 1 only.
- 9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

#### 3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

#### 3.9.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Three antitamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V<sub>DD</sub> is not present.

An internal VBAT battery charging circuit is embedded and can be activated when  $V_{\text{DD}}$  is present.

Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.

DS10198 Rev 8 33/270

#### 3.10 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, low-power run and sleep, Stop 0, Stop 1 and Stop 2 modes.

Table 6. STM32L476xx peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop 0 / Stop 1	Stop 2
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	Υ	-	-
TIMx	ADCx DAC1 DFSDM1	Conversion triggers	Υ	Y	Υ	Υ	1	-
	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	Υ	-	-
	COMPx	Comparator output blanking	Υ	Υ	Υ	Υ	-	-
TIM16/TIM17	IRTIM	Infrared interface output generation	Υ	Υ	Υ	Υ	1	-
COMPx	TIM1, 8 TIM2, 3	Timer input channel, trigger, break from analog signals comparison	Υ	Υ	Υ	Υ	1	-
COMPX	LPTIMERx	Low-power timer triggered by analog signals comparison	Υ	Υ	Υ	Υ	Υ	Y (1)
ADCx	TIM1, 8	Timer triggered by analog watchdog	Υ	Υ	Υ	Υ	-	-
	TIM16	Timer input channel from RTC events	Υ	Υ	Υ	Υ	1	-
RTC	LPTIMERx	Low-power timer triggered by RTC alarms or tampers	Υ	Υ	Υ	Υ	Υ	Y (1)
All clocks sources (internal and external)	TIM2 TIM15, 16, 17	Clock source used as input channel for RC measurement and trimming	Y	Y	Υ	Υ	1	-
USB	TIM2	Timer triggered by USB SOF	Υ	Υ	-	-	-	-
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD DFSDM1 (analog watchdog, short circuit detection)	TIM1,8 TIM15,16,17	Timer break	Υ	Υ	Υ	Υ	-	-

34/270 DS10198 Rev 8



Table 6. STM32L476xx peripherals interconnect matrix (continued)

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop 0 / Stop 1	Stop 2
	TIMx	External trigger	Υ	Υ	Υ	Υ	-	-
GPIO	LPTIMERx	External trigger	Y	Y	Υ	Υ	Υ	Y (1)
	ADCx DAC1 DFSDM1	Conversion external trigger	Υ	Υ	Υ	Υ	i	-

<sup>1.</sup> LPTIM1 only.

#### 3.11 Clocks and startup

Downloaded from Arrow.com.

The clock controller (see Figure 4) distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- Safe clock switching: clock sources can be changed safely on the fly in run mode through a configuration register.
- Clock management: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: four different clock sources can be used to drive the master clock SYSCLK:
  - 4-48 MHz high-speed external crystal or ceramic resonator (HSE), that can supply a PLL. The HSE can also be configured in bypass mode for an external clock.
  - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 12 frequencies from 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach better than ±0.25% accuracy. In this mode the MSI can feed the USB device, saving the need of an external high-speed crystal (HSE). The MSI can supply a PLL.
  - System PLL which can be fed by HSE, HSI16 or MSI, with a maximum frequency at 80 MHz.
- Auxiliary clock source: two ultralow-power clock sources that can be used to drive the LCD controller and the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for an external clock.
  - 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock accuracy is ±5% accuracy.
- Peripheral clock sources: Several peripherals (USB, SDMMC, RNG, SAI, USARTs, I2Cs, LPTimers, ADC, SWPMI) have their own independent clock whatever the system clock. Three PLLs, each having three independent outputs allowing the highest flexibility, can generate independent clocks for the ADC, the USB/SDMMC/RNG and the two SAIs.
- Startup clock: after reset, the microcontroller restarts by default with an internal 4 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI16 and a software

36/270 DS10198 Rev 8


interrupt is generated if enabled. LSE failure can also be detected and generated an interrupt.


- Clock-out capability:
  - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application. Low frequency clocks (LSI, LSE) are available down to Stop 1 low power state.
  - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes down to Standby mode. LSE can also be output on LSCO in Shutdown mode. LSCO is not available in VBAT mode.

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 80 MHz.



DS10198 Rev 8 37/270







MS32440V3

### 3.12 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

## 3.13 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 7: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide high-speed data transfer between peripherals and memory as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.

The two DMA controllers have 14 channels in total, each dedicated to managing memory access requests from one or more peripherals. Each has an arbiter for handling the priority between DMA requests.

#### The DMA supports:

- 14 independently configurable channels (requests)
- Each channel is connected to dedicated hardware DMA requests, software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are software programmable (4 levels consisting of very high, high, medium, low) or hardware in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

**Table 7. DMA implementation** 

DMA features	DMA1	DMA2
Number of regular channels	7	7



DS10198 Rev 8 39/270

### 3.14 Interrupts and events

### 3.14.1 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 81 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4.

The NVIC benefits are the following:

- · Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.14.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 40 edge detector lines used to generate interrupt/event requests and wake-up the system from Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 114 GPIOs can be connected to the 16 external interrupt lines.

## 3.15 Analog to digital converter (ADC)

The device embeds 3 successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
  - Down to 18.75 ns sampling time
  - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- Up to 24 external channels, some of them shared between ADC1 and ADC2, or ADC1, ADC2 and ADC3.
- 5 internal channels: internal reference voltage, temperature sensor, VBAT/3, DAC1\_OUT1 and DAC1\_OUT2.
- One external reference pin is available on some package, allowing the input voltage range to be independent from the power supply
- · Single-ended and differential mode inputs
- Low-power design
  - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
  - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
  - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
  - Handles two ADC converters for dual mode operation (simultaneous or interleaved sampling modes)
  - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
  - Results stored into 3 data register or in RAM with DMA controller support
  - Data pre-processing: left/right alignment and per channel offset compensation
  - Built-in oversampling unit for enhanced SNR
  - Channel-wise programmable sampling time
  - Three analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
  - Hardware assistant to prepare the context of the injected channels to allow fast context switching

#### 3.15.1 Temperature sensor

The temperature sensor (TS) generates a voltage V<sub>TS</sub> that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1\_IN17 and ADC3\_IN17 input channels which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.



DS10198 Rev 8 41/270

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value nameDescriptionMemory addressTS\_CAL1TS\_ADC raw data acquired at a temperature of 30 °C ( $\pm$  5 °C),  $V_{DDA} = V_{REF+} = 3.0 \text{ V} (\pm 10 \text{ mV})$ 0x1FFF 75A8 - 0x1FFF 75A9TS\_CAL2TS\_ADC raw data acquired at a temperature of 110 °C ( $\pm$  5 °C),  $V_{DDA} = V_{REF+} = 3.0 \text{ V} (\pm 10 \text{ mV})$ 0x1FFF 75CA - 0x1FFF 75CB

Table 8. Temperature sensor calibration values

#### 3.15.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1\_IN0 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = V <sub>RFF+</sub> = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

Table 9. Internal voltage reference calibration values

### 3.15.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC1\_IN18 or ADC3\_IN18. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third the  $V_{BAT}$  voltage.

# 3.16 Digital to analog converter (DAC)

Two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

## 3.17 Voltage reference buffer (VREFBUF)

The STM32L476xx devices embed an voltage reference buffer which can be used as voltage reference for ADCs, DAC and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports two voltages:

- 2.048 V
- 2.5 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the internal voltage reference buffer is not available.

VREFBUF

VDDA DAC, ADC

Bandgap

Low frequency cut-off capacitor

MSv40197V1

Figure 5. Voltage reference buffer



DS10198 Rev 8 43/270

Downloaded from Arrow.com.

### 3.18 Comparators (COMP)

The STM32L476xx devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

## 3.19 Operational amplifier (OPAMP)

The STM32L476xx embeds two operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

## 3.20 Touch sensing controller (TSC)

The touch sensing controller provides a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

The main features of the touch sensing controller are the following:

- Proven and robust surface charge transfer acquisition principle
- Supports up to 24 capacitive sensing channels
- Up to 3 capacitive sensing channels can be acquired in parallel offering a very good response time
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to 3 capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with STMTouch touch sensing firmware library

Note:

The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O availability.

## 3.21 Liquid crystal display controller (LCD)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V<sub>DD</sub>. This converter can be deactivated, in which case the VLCD pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Integrated voltage output buffers for higher LCD driving capability
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

## 3.22 Digital filter for Sigma-Delta Modulators (DFSDM)

The device embeds one DFSDM with 4 digital filters modules and 8 external input serial channels (transceivers) or alternately 8 internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external  $\Sigma\Delta$  modulators to microcontroller and then to perform digital filtering of the received data streams (which represent analog value on  $\Sigma\Delta$  modulators inputs). DFSDM can also interface PDM (Pulse Density Modulation) microphones and perform PDM to PCM conversion and filtering in



DS10198 Rev 8 45/270

hardware. DFSDM features optional parallel data stream inputs from microcontrollers memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various  $\Sigma\Delta$  modulators). DFSDM digital filter modules perform digital processing according user selected filter parameters with up to 24-bit final ADC resolution.

#### The DFSDM peripheral supports:

- 8 multiplexed input digital serial channels:
  - configurable SPI interface to connect various SD modulator(s)
  - configurable Manchester coded 1 wire interface support
  - PDM (Pulse Density Modulation) microphone input support
  - maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
  - clock output for SD modulator(s): 0..20 MHz
- alternative inputs from 8 internal digital parallel channels (up to 16 bit input resolution):
  - internal sources: device memory data streams (DMA)
- 4 digital filter modules with adjustable digital signal processing:
  - Sinc<sup>x</sup> filter: filter order/type (1..5), oversampling ratio (up to 1..1024)
  - integrator: oversampling ratio (1..256)
- up to 24-bit output data resolution, signed output data format
- automatic data offset correction (offset stored in register by user)
- continuous or single conversion
- start-of-conversion triggered by:
  - software trigger
  - internal timers
  - external events
  - start-of-conversion synchronously with first digital filter module (DFSDM1\_FLT0)
- analog watchdog feature:
  - low value and high value data threshold registers
  - dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)
  - input from final output data or from selected input digital serial channels
  - continuous monitoring independently from standard conversion
- short circuit detector to detect saturated analog input values (bottom and top range):
  - up to 8-bit counter to detect 1..256 consecutive 0's or 1's on serial data stream
  - monitoring continuously each input serial channel
- break signal generation on analog watchdog event or on short circuit detector event
- extremes detector:
  - storage of minimum and maximum values of final conversion data
  - refreshed by software
- DMA capability to read the final conversion data
- interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
  - "regular" conversions can be requested at any time or even in continuous mode



without having any impact on the timing of "injected" conversions

"injected" conversions for precise timing and with high conversion priority

Table 10. DFSDM1 implementation

DFSDM features	DFSDM1
Number of channels	8
Number of filters	4
Input from internal ADC	-
Supported trigger sources	10
Pulses skipper	-
ID registers support	-

## 3.23 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

## 3.24 Timers and watchdogs

The STM32L476xx includes two advanced control timers, up to nine general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 11. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
Advanced control	TIM1, TIM8	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	3
General- purpose	TIM2, TIM5	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3, TIM4	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1



DS10198 Rev 8 47/270

Table 11. Timer feature comparison (continued)

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

### 3.24.1 Advanced-control timer (TIM1, TIM8)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.24.2) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

# 3.24.2 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)

There are up to seven synchronizable general-purpose timers embedded in the STM32L476xx (see *Table 11* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, TIM3, TIM4 and TIM5

They are full-featured general-purpose timers:

- TIM2 and TIM5 have a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

• TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

#### 3.24.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

#### 3.24.4 Low-power timer (LPTIM1 and LPTIM2)

The devices embed two low-power timers. These timers have an independent clock and are running in Stop mode if they are clocked by LSE, LSI or an external clock. They are able to wakeup the system from Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 is active in Stop 0 and Stop 1 mode.



DS10198 Rev 8 49/270

Downloaded from **Arrow.com**.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
  - Internal clock sources: LSE, LSI, HSI16 or APB clock
  - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- · Programmable digital glitch filter
- Encoder mode (LPTIM1 only)

#### 3.24.5 Infrared interface (IRTIM)

The STM32L476xx includes one infrared interface (IRTIM). It can be used with an infrared LED to perform remote control functions. It uses TIM16 and TIM17 output channels to generate output signal waveforms on IR\_OUT pin.

#### 3.24.6 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.24.7 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.24.8 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

**\_y**/

### 3.25 Real-time clock (RTC) and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can
  be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to
  VBAT mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the  $V_{DD}$  supply when present or from the VBAT pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.



DS10198 Rev 8 51/270

# 3.26 Inter-integrated circuit interface (I<sup>2</sup>C)

The device embeds three I2C. Refer to *Table 12: I2C implementation* for the features implementation.

The I<sup>2</sup>C bus interface handles communications between the microcontroller and the serial I<sup>2</sup>C bus. It controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

#### The I2C peripheral supports:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
  - Hardware PEC (Packet Error Checking) generation and verification with ACK control
  - Address resolution protocol (ARP) support
  - SMBus alert
- Power System Management Protocol (PMBus<sup>TM</sup>) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming. Refer to Figure 4: Clock tree.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 12. I2C implementation

I2C features <sup>(1)</sup>	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	X	X	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop 0 / Stop 1 mode on address match	Х	Х	Х
Wakeup from Stop 2 mode on address match	-	-	Х

1. X: supported

# 3.27 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32L476xx devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4, UART5).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 10Mbit/s.

USART1, USART2 and USART3 also provide Smart Card mode (ISO 7816 compliant) and SPI-like communication capability.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3,4,5) to wake up the MCU from Stop mode using baudrates up to 204 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

All USART interfaces can be served by the DMA controller.

Table 13. STM32L476xx USART/UART/LPUART features

RT modes/features<sup>(1)</sup>

USART1 USART2 USART3 UART4

USART modes/features <sup>(1)</sup>	USART1	USART2	USART3	UART4	UART5	LPUART1
Hardware flow control for modem	Х	Х	Х	Х	Х	Х
Continuous communication using DMA	Х	Х	Х	Х	Х	Х
Multiprocessor communication	Х	Х	Х	Х	Х	Х
Synchronous mode	Х	Х	Х	-	-	-
Smartcard mode	Х	Х	Х	-	-	-
Single-wire half-duplex communication	Х	Х	Х	Х	Х	Х
IrDA SIR ENDEC block	Х	Х	Х	Х	Х	-
LIN mode	Х	Х	Х	Х	Х	-
Dual clock domain	Х	Х	Х	Х	Х	Х
Wakeup from Stop 0 / Stop 1 modes	Х	Х	Х	Х	Х	Х
Wakeup from Stop 2 mode	-	-	-	-	-	Х
Receiver timeout interrupt	Х	Х	Х	Х	Х	-
Modbus communication	Х	Х	Х	Х	Х	-
Auto baud rate detection		,	X (4 modes	)		-
Driver Enable	Х	Х	Х	Х	Х	Х
LPUART/USART data length			7, 8 ar	nd 9 bits	•	•

<sup>1.</sup> X = supported.



DS10198 Rev 8 53/270

# 3.28 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode using baudrates up to 220 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

### 3.29 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to 40 Mbits/s in master and up to 24 Mbits/s slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation.


All SPI interfaces can be served by the DMA controller.

## 3.30 Serial audio interfaces (SAI)

The device embeds 2 SAI. Refer to *Table 14: SAI implementation* for the features implementation. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

The SAI peripheral supports:

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which
  ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
  - Overrun and underrun detection.
  - Anticipated frame synchronization signal detection in slave mode.
  - Late frame synchronization signal detection in slave mode.
  - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
  - Errors.
  - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.



SAI features <sup>(1)</sup>	SAI1	SAI2
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X	X
Mute mode	Х	Х
Stereo/Mono audio frame capability.	Х	Х
16 slots	Х	Х
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х	Х
FIFO Size	X (8 Word)	X (8 Word)
SPDIF	Х	X

**Table 14. SAI implementation** 

## 3.31 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSLTS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

## 3.32 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

<sup>1.</sup> X: supported

The CAN peripheral supports:

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s
- Transmission
  - Three transmit mailboxes
  - Configurable transmit priority
- Reception
  - Two receive FIFOs with three stages
  - 14 Scalable filter banks
  - Identifier list feature
  - Configurable FIFO overrun
- Time-triggered communication option
  - Disable automatic retransmission mode
    - 16-bit free running timer
  - Time Stamp sent in last two data bytes
- Management
  - Maskable interrupts
  - Software-efficient mailbox mapping at a unique address space

# 3.33 Secure digital input/output and MultiMediaCards Interface (SDMMC)

The card host interface (SDMMC) provides an interface between the APB peripheral bus and MultiMediaCards (MMCs), SD memory cards and SDIO cards.

The SDMMC features include the following:

- Full compliance with MultiMediaCard System Specification Version 4.2. Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit
- Full compatibility with previous versions of MultiMediaCards (forward compatibility)
- Full compliance with SD Memory Card Specifications Version 2.0
- Full compliance with SD I/O Card Specification Version 2.0: card support for two different databus modes: 1-bit (default) and 4-bit
- Data transfer up to 48 MHz for the 8 bit mode
- Data write and read with DMA capability

## 3.34 Universal serial bus on-the-go full-speed (OTG\_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that can be provided by the internal multispeed oscillator (MSI) automatically trimmed by 32.768 kHz external oscillator (LSE). This allows to use the USB device without external high speed crystal (HSE).



DS10198 Rev 8 57/270

The major features are:

- Combined Rx and Tx FIFO size of 1.25 KB with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support

For OTG/Host modes, a power switch is needed in case bus-powered devices are connected.

#### 3.35 Flexible static memory controller (FSMC)

The Flexible static memory controller (FSMC) includes two memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller

This memory controller is also named Flexible memory controller (FMC).

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
  - Static random access memory (SRAM)
  - NOR Flash memory/OneNAND Flash memory
  - PSRAM (4 memory banks)
  - NAND Flash memory with ECC hardware to check up to 8 Kbyte of data
- 8-,16- bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO

Downloaded from Arrow.com.

The Maximum FMC CLK frequency for synchronous accesses is HCLK/2.

#### LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

## 3.36 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory

The Quad SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
  - Instruction phase
  - Address phase
  - Alternate bytes phase
  - Dummy cycles phase
  - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error



DS10198 Rev 8 59/270

## 3.37 Development support

### 3.37.1 Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.


#### 3.37.2 Embedded Trace Macrocell™

The Arm<sup>®</sup> Embedded Trace Macrocell™ provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L476xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell™ operates with third party debugger software tools.

## 4 Pinouts and pin description

Figure 6. STM32L476Zx LQFP144 pinout<sup>(1)</sup>



1. The above figure shows the package top view.

5//

DS10198 Rev 8 61/270

| VDD | VSS PE2 | PE3 | PE4 | □ VDD 107 🗖 VSS 106 VDDUSB 105 | PA13 (JTMS-SWDIO) 104 | PA12 103 | PA11 102 | PA10 PE5 PES | 4 PE6 | 5 VBAT | 6 PC13 | 7 PC14-OSC32\_IN (PC14) | 8 PC15-OSC32\_OUT (PC15) | 9 PF0 | 10 101 ☐ PA9 100 🏻 PA8 99 | PC9 98 | PC8 97 | PC7 96 | PC6 95 VDDIO2 94 VSS 93 PG8 92 PG7 91 | PG6 90 | PG5 89 | PG4 88 | PG3 LQFP144 PF10 22 ☐ PG2 86 FD15 PH0-OSC\_IN (PH0) ☐ 23 PH1-OSC\_OUT (PH1) 24 85 🗖 PD14 84 🗖 VDD 83 🖒 VSS 82 PD13 81 PD12 80 | PD11 79 | PD10 78 | PD9 77 | PD8 76 ☐ PB15 PA0 34 PA1 35 75 🏻 PB14 74 PB13 73 PB12 35 PA2 🖂 36 MSv43895V2

Figure 7. STM32L476Zx, external SMPS device, LQFP144 pinout<sup>(1)</sup>

577

Figure 8. STM32L476Zx UFBGA144 ballout<sup>(1)</sup>

			rigu	le 0. 3	IIVIJZI	_4/ 02/	K UFD	JA 144	Dallo	ut` ′			
	1	2	3	4	5	6	7	8	9	10	11	12	
А	vss	PE0	PB8	воото	PB7	PG14	PG12	PD7	PD6	PD1	PD0	vss	
В	VBAT	PE4	PE3	PE1	PB6	PG15	PG11	PD5	PC12	PC10	PA12	PA11	
С	PC15- OSC32_OUT	PE5	PE2	PB9	PB5	PB3	PG9	PD4	PC11	PA14	PA13	PA10	
D	PF4	PC14- OSC32_IN	PE6	PC13	PB4	PG13	PG10	PD3	PD2	PA15	PA9	PA8	
E	PF6	PF1	PF0	PF2	vss	VDDIO2	VDD	VSS	VDDUSB	PC6	PC9	PC8	
F	PF8	PF7	PF5	PF3	VDD	vss	vss	VDDIO2	PG7	PG6	PG8	PC7	
G	PH1- OSC_OUT	PH0-OSC_IN	PF10	PF9	VDD	vss	vss	VDD	PG4	PD13	PG3	PG5	
н	PC2	PC0	PC1	NRST	vss	VDD	VDD	VSS	PD12	PD11	PD14	PG2	
J	VSSA	VREF-	PA0	PC3	PC4	PF11	PG1	PE9	PB13	PB14	PD10	PD15	
к	VREF+	VDDA	PA1	PA6	PB2	PF12	PG0	PE11	PB11	PB12	PD8	PD9	
L	OPAMP1 _VINM	PA2	PA4	OPAMP2 _VINM	PB0	PF13	PE8	PE12	PE13	PE14	PB10	PB15	
м	vss	PA3	PA5	PA7	PC5	PB1	PF14	PE7	PF15	PE10	PE15	vss	
			_		_							MS	v5090

Figure 9. STM32L476Qx UFBGA132 ballout<sup>(1)</sup>

	1	2	3	4	5	6	7	8	9	10	11	12
Α	PE3	PE1	PB8	воото	PD7	PD5	PB4	PB3	PA15	PA14	PA13	PA12
В	PE4	PE2	PB9	PB7	PB6	PD6	PD4	PD3	PD1	PC12	PC10	PA11
С	PC13	PE5	PE0	VDD	PB5	PG14	PG13	PD2	PD0	PC11	VDDUSB	PA10
D	PC14- OSC32_IN	PE6	vss	PF2	PF1	PF0	PG12	PG10	PG9	PA9	PA8	PC9
E	PC15- OSC32_OUT	VBAT	vss	PF3					PG5	PC8	PC7	PC6
F	PH0-OSC_IN	vss	PF4	PF5		vss	vss		PG3	PG4	vss	vss
G	PH1- OSC_OUT	VDD	PG11	PG6		VDD	VDDIO2		PG1	PG2	VDD	VDD
н	PC0	NRST	VDD	PG7					PG0	PD15	PD14	PD13
J	VSSA/VREF-	PC1	PC2	PA4	PA7	PG8	PF12	PF14	PF15	PD12	PD11	PD10
к	PG15	PC3	PA2	PA5	PC4	PF11	PF13	PD9	PD8	PB15	PB14	PB13
L	VREF+	PA0	PA3	PA6	PC5	PB2	PE8	PE10	PE12	PB10	PB11	PB12
М	VDDA	PA1	OPAMP1_ VINM	OPAMP2_ VINM	PB0	PB1	PE7	PE9	PE11	PE13	PE14	PE15
		_	_								_	MSv

1. The above figure shows the package top view.

5

DS10198 Rev 8 63/270

5 PE3 PE1 PB8 воото PD7 PD5 PB3 PA15 PA14 PA13 PA12 PB4 PE4 PE2 PB7 PB6 PD6 PD4 PD3 PD1 PC12 PC10 PA11 PE5 PC13 PE0 VDD PB5 VDD12 PG13 PD2 PD0 PC11 VDDUSB PA10 PC14-OSC32\_IN PE6 vss PF2 PF1 PF0 PG12 PG10 PG9 PA9 PA8 PC9 PC15-OSC32\_OUT VBAT VSS PF3 PG5 PC8 PC7 PC6 PH0-OSC\_IN vss PF4 PF5 vss vss PG3 PG4 vss vss PH1-OSC\_OUT PG11 PG6 VDD VDDIO2 PG1 PG2 VDD VDD PC0 NRST VDD PG7 PG0 PD15 PD14 PD13 /SSA/VREF PG15 PA5 PC4 PF11 PF13 PB15 PB14 PB13 VREF+ MSv47486V1

Figure 10. STM32L476Qx, external SMPS device, UFBGA132 ballout




Figure 11. STM32L476Vx LQFP100 pinout<sup>(1)</sup>

1. The above figure shows the package top view.

Figure 12. STM32L476Mx WLCSP81 ballout<sup>(1)</sup>

	1	2	3	4	5	6	7	8	9
A	VDDUSB	PA15	PD2	PG9	PG14	PB3	PB7	vss	VDD
В	vss	PA14	PC12	PG10	PG13	VDDIO2	PB6	PC13	VBAT
С	PA12	PA13	PC11	PG11	PG12	PB4	PB5	PC15- OSC32_OUT	PC14- OSC32_IN
D	PA11	PA10	PC10	PD5	PD6	PD7	воот0	PH1- OSC_OUT	PH0-OSC_IN
E	PC9	PA8	PA9	VDD	PD4	PE7	PB8	PB9	NRST
F	PC7	PC8	PC6	PD9	PD8	PE8	PC2	PC1	PC0
G	PB15	PB14	PB11	PA1	PA4	PA2	PC3	VREF+	VSSA/VREF-
н	PB12	PB13	PB10	PA7	PA6	PA5	PA3	PA0	VDDA
J	VDD	vss	PB2	PB1	PB0	PC5	PC4	VDD	vss
						-	•	-	-

Figure 13. STM32L476Jx WLCSP72 ballout<sup>(1)</sup>

		J	0. 0	.022					
	1	2	3	4	5	6	7	8	9
А	VDDUSB	PA15	PD2	PG9	PG14	PB3	PB7	vss	VDD
В	vss	PA14	PC12	PG10	PG13	VDDIO2	PB6	PC13	VBAT
С	PA12	PA13	PC11	PG11	PG12	PB4	PB5	PC15- OSC32_OUT	PC14- OSC32_IN
D	PA11	PA10	PC10				воото	PH1- OSC_OUT	PH0-OSC_IN
E	PC9	PA8	PA9	v	WLCSP72		PB8	PB9	NRST
F	PC7	PC8	PC6				PC2	PC1	PC0
G	PB15	PB14	PB11	PA1	PA4	PA2	PC3	VREF+	VSSA/VREF-
н	PB12	PB13	PB10	PA7	PA6	PA5	PA3	PA0	VDDA
J	VDD	vss	PB2	PB1	PB0	PC5	PC4	VDD	vss

1. The above figure shows the package top view.

5//

DS10198 Rev 8 65/270

VDDUSE PC10 PD2 PG14 воото vss VDD PC14-OSC32 IN PC15-OSC32\_OUT PH1-OSC\_OUT WLCSP72 PC9 PB5 PB6 VDD VREF+ VSSA/VRE PB15 PC6 PB14 PA1 PB12 PB13 PA7 VDDA PB11 PA5 PA4 PA3 VDD VDD12 PB10 PB0 PB2 PC4 PA6 vss MSv43896V1

Figure 14. STM32L476Jx, external SMPS device, WLCSP72 ballout<sup>(1)</sup>




Figure 15. STM32L476Rx LQFP64 pinout<sup>(1)</sup>

1. The above figure shows the package top view.




Figure 16. STM32L476Rx, external SMPS device, LQFP64 pinout<sup>(1)</sup>

Table 15. Legend/abbreviations used in the pinout table

Name	Abbreviation Definition								
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during a reset is the same as the actual pin name								
	S	Supply pin							
Pin type	I	Input only pin							
	I/O	Input / output pin							
	FT	5 V tolerant I/O							
	TT	3.6 V tolerant I/O							
	В	Dedicated BOOT0 pin							
	RST	Bidirectional reset pin with embedded weak pull-up resistor							
I/O structure	Option for TT or FT I/Os								
I/O structure	_f <sup>(1)</sup>	I/O, Fm+ capable							
	_l <sup>(2)</sup>	I/O, with LCD function supplied by V <sub>LCD</sub>							
	_u <sup>(3)</sup>	I/O, with USB function supplied by V <sub>DDUSB</sub>							
	_a <sup>(4)</sup>	I/O, with Analog switch function supplied by V <sub>DDA</sub>							
	_s <sup>(5)</sup>	I/O supplied only by V <sub>DDIO2</sub>							



DS10198 Rev 8 67/270

Table 15. Legend/abbreviations used in the pinout table (continued)

Na	me	Abbreviation	Definition					
No	ites	Unless otherwise specified by a note, all I/Os are set as analog inputs during and after reset.						
Pin	Alternate functions	Functions selected through G	PIOx_AFR registers					
functions	Additional functions	Functions directly selected/er	nabled through peripheral registers					

- 1. The related I/O structures in *Table 16* are: FT\_f, FT\_fa, FT\_fl, FT\_fla.
- 2. The related I/O structures in *Table 16* are: FT\_I, FT\_fI, FT\_lu.
- 3. The related I/O structures in *Table 16* are: FT\_u, FT\_lu.
- 4. The related I/O structures in *Table 16* are: FT\_a, FT\_la, FT\_fa, FT\_fla, TT\_a, TT\_la.
- 5. The related I/O structures in *Table 16* are: FT\_s, FT\_fs.

able 16. STM32L476xx pin definitions

_									
	ctions	Additional functions	-	-	-	-	RTC_TAMP3/WKUP3	1	RTC_TAMP1/RTC_TS/ RTC_OUT/WKUP2
tions	Pin functions	Alternate functions	TRACECK, TIM3_ETR, TSC_G7_IO1, LCD_SEG38, FMC_A23, SAI1_MCLK_A, EVENTOUT	TRACED0, TIM3_CH1, TSC_G7_IO2, LCD_SEG39, FMC_A19, SAI1_SD_B, EVENTOUT	TRACED1, TIM3_CH2, DFSDM1_DATIN3, TSC_G7_IO3, FMC_A20, SA11_FS_A, EVENTOUT	TRACED2, TIM3_CH3, DFSDM1_CKIN3, TSC_G7_IO4, FMC_A21, SAI1_SCK_A, EVENTOUT	TRACED3, TIM3_CH4, FMC_A22, SAI1_SD_A, EVENTOUT	•	EVENTOUT
erini		Notes	1	1	1	1	1	-	(1)
x pin a		I/O structure	Ę	ГĦ	Ħ	Ħ	FT	-	FT
4/6X		Pin type	0/1	0/I	0/I	0/1	0/1	S	0/I
Table 16. S I M3ZL4/6XX pin definitions		Pin name (function after reset)	PE2	PE3	PE4	PE5	PE6	VBAT	PC13
le 16		UFBGA144	C3	B3	B2	C2	D3	B1	D4
מב		LQFP144_SMPS	~	2	3	4	5	9	7
		ГОЕЫФФ	~	2	8	4	5	9	7
		SHRG_132_SMPS	B2	A1	B1	C2	D2	E2	C1
	mber	UFBGA132	B2	A1	B1	C2	D2	E2	C1
	Pin Num	ГОЕР100	~	2	е	4	5	9	7
	Δ.	WLCSP81	ı	1	1	1	1	68	B8
		WLCSP72_SMPS	ı	1	ı	ı	ı	B9	C7
		WLCSP72	ı	ı	ı	ı	1	B9	B8
		LQFP64_SMPS	ı	ı	ı	ı	ı	_	7
		LQFP64	ı	ı	1	1	1	~	7

**5**//

DS10198 Rev 8 69/270

Table 16. STM32L476xx pin definitions (continued)

_					1		•						1	
	Pin functions	Additional functions	OSC32_IN	OSC32_OUT				ADC3_IN6	ADC3_IN7	ADC3_IN8			ADC3_IN9	ADC3_IN10
labie 16. Si M3ZL476XX pin definitions (continued)	Pin fur	Alternate functions		EVENTOUT	I2C2_SDA, FMC_A0, EVENTOUT	I2C2_SCL, FMC_A1, EVENTOUT	I2C2_SMBA, FMC_A2, EVENTOUT	FMC_A3, EVENTOUT	FMC_A4, EVENTOUT	FMC_A5, EVENTOUT	1	-	TIM5_ETR, TIM5_CH1, SAI1_SD_B, EVENTOUT	TIM5_CH2, SA11_MCLK_B, EVENTOUT
suc		Notes	(1)	(1)	-	1	1	-	-	1	-	-		1
derinition		I/O structure	FT	FT	FT_f	FT_f	F	F_a	F_a_a	FT_a	ı	ı	FT_a	FT_a
uld	Pin type		0/I	0/1	0/1	<u>Q</u>	9	0/	0	0/1	S	S	0/I	0/1
132L4/6XX		Pin name (function after reset)	PC14- OSC32_ IN (PC14)	PC15- OSC32_ OUT (PC15)	PF0	PF1	PF2	PF3	PF4	PF5	NSS	VDD	PF6	PF7
2 0		D UFBGA144		C1	E3	E2	E4	F4	D1	F3	F6	G5	E1	F2
0.		LQFP144_SMPS	8	6	10	7	12	13	41	15	16	17	18	19
ab		LQFP144	∞	6	10	7	12	13	41	15	16	17	18	19
		UFBGA132_SMPS	10	E1	D6	D5	D4	E4	F3	F4	F2	G2	ı	1
	mber	UFBGA132	10	E1	90	D5	7	E4	F3	F4	F2	G2	ı	1
	Pin Number	LQFP100	<sub>∞</sub>	6	ı	1	1			ı	10	11	ı	1
	Δ.	WLCSP81	60	C8	ı	1	1		1	ı	1	ı	ı	1
		WLCSP72_SMPS	60	C8	-	ı	1		1	-	ı	-	ı	ı
		WLCSP72	60	C8	ı	ı	ı		ı	ı	ı	ı	ı	ı
		LQFP64_SMPS	3	4	ı	ı	1		ı	ı	ı	ı	ı	1
		LQFP64	က	4	ı	ı	ı	1	ı	1	ı	ı	ı	ı



Table 16. STM32L476xx pin definitions (continued)

_										
	Pin functions	Additional functions	ADC3_IN11	ADC3_IN12	ADC3_IN13	NI_OSO	OSC_OUT	•	ADC123_IN1	ADC123_IN2
Table 16. 31 M32L4/6XX pm deminions (continued)	Pin fu	Alternate functions	TIM5_CH3, SAI1_SCK_B, EVENTOUT	TIM5_CH4, SAI1_FS_B, TIM15_CH1, EVENTOUT	TIM15_CH2, EVENTOUT	EVENTOUT	EVENTOUT	•	LPTIM1_IN1, I2C3_SCL, DFSDM1_DATIN4, LPUART1_RX, LCD_SEG18, LPTIM2_IN1, EVENTOUT	LPTIM1_OUT, I2C3_SDA, DFSDM1_CKIN4, LPUART1_TX, LCD_SEG19, EVENTOUT
SIIO		Notes	1	ı		1	1	1	1	ı
nemmi	I/O structure		FT_a	FT_a	FT_a	FT	FT	RST	FT_fla	FT_fla
	Pin type		0/1	0/1	0/	0/I	0/1	0/1	0/1	0/1
SZL4/OXX	Pin name (function after reset)		PF8	PF9	PF10	PH0- OSC_IN (PH0)	PH1- OSC_ OUT (PH1)	NRST	PC0	PC1
N		UFBGA144	F1	G4	63	G2	G1	H4	H2	Н3
<u>.</u>		LQFP144_SMPS	20	21	22	23	24	25	26	27
aDI		LQFP144	20	21	22	23	24	25 25		27
		SAM2_SE1AD87U	ı	ı		F1	G1	Н2	Ħ	72
	mber	SELAĐBAU	1	ı		F1	G1	H2	H	72
	Pin Numb	LQFP100	ı	ı		12	13	14	15	16
	P	WLCSP81	1	1		60	D8	E9	F9	F8
		WLCSP72_SMPS	ı	ı		60	D8	E3	F9	F8
		WLCSP72	,	ı	1	D9	D8	E3	F9	F8
		LQFP64_SMPS	-	ı	ı	2	9	2	8	6
		LQFP64	1	ı	-	5	9	7	8	6

**5**//

DS10198 Rev 8

Table 16. STM32L476xx pin definitions (continued)

_		1									
	ctions	Additional functions	ADC123_IN3	ADC123_IN4	ı	ı	ı	VREFBUF_OUT	ı	ı	OPAMP1_VINP, ADC12_IN5, RTC_TAMP2/WKUP1
Table 16. STM3ZL4/6XX pin definitions (continued)	Alternate functions Add  Alternate functions Add  LPTIM1_IN2, SPI2_MISO, DFSDM1_CKOUT, LCD_SEG20, EVENTOUT			LPTIM1_ETR, SPI2_MOSI, LCD_VLCD, SAI1_SD_A, LPTIM2_ETR, EVENTOUT	-	1	-	1		ı	TIM2_CH1, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI1_EXTCLK, TIM2_ETR, EVENTOUT
SUO		Notes	1	1	-	-	-	-	-	ı	1
deriniti		I/O structure	FT_la	FT_a	-	ı	-	1	ı	ı	FT_a
uld		Pin type	0/1	0/I	S	S	S	S	S	S	0/1
SZL4/OXX		Pin name (function after reset)	PC2	PC3	VSSA	VREF-	VSSA/ VREF-	VREF+	VDDA	VDDA/ VREF+	PA0
<u> </u>		UFBGA144	H	4 <sub>U</sub>	JJ	J2	1	조	\$	ı	13
ם ש		LQFP144_SMPS	28	29	30	31	ı	32	33	ı	34
<u>a</u>		ГОЕЬІФФ	28	29	30	31	ı	32	33	ı	34
		S4M2_SE1AĐ87U	£L	2	ı	ı	11	7	M	ı	7
	mber	UFBGA132	55	<b>K</b> 2	ı	ı	J1	7	M	ı	7
	Pin Numb	ГОЕЬ100	17	18	19	20	-	21	22	ı	23
	Δ.	WLCSP81	F7	29		ı	69	85	6円	ı	Н8
		WLCSP72_SMPS	F7	29	1	ı	69	89	6円	ı	G5
		WLCSP72	F7	67	-	1	69	G8	6円	1	Н8
		LQFP64_SMPS	10	11	1	ı	12	-	ı	13	14
		LQFP64	10	7	ı	ı	12	ı	ı	13	4



Table 16. STM32L476xx pin definitions (continued)

		T .				1	,		1
	ctions	Additional functions		Additional functions - OPAMP1_VINM, ADC12_IN6		OPAMP1_VOUT, ADC12_IN8	-		ADC12_IN9, DAC1_OUT1
Table 16. 31 M3ZL4/6XX pin delinitions (continued)	Pin functions	Alternate functions	-	TIMZ_CH2, TIM5_CH2, USART2_RTS_DE, UART4_RX, LCD_SEG0, TIM15_CH1N, EVENTOUT	TIMZ_CH3, TIM5_CH3, USART2_TX, LCD_SEG1, SAI2_EXTCLK, TIM15_CH1, EVENTOUT	TIMZ_CH4, TIM5_CH4, USART2_RX, LCD_SEG2, TIM15_CH2, EVENTOUT	-	-	SPI1_NSS, SPI3_NSS, USART2_CK, SAI1_FS_B, LPTIM2_OUT, EVENTOUT
SIIS		Notes	1	(3)	1	1	-	-	1
nemmer		O structure		FT_la	FT_la	TT_la	-		П_а
		Pin type	_	0/	0/1	0/1	S	S	9
SZL4/OXX		Pin name (function after reset) OPAMP1		PA1	PA2	PA3	NSS	VDD	PA4
N		141A987U	L1	83	7	M2	F7	G8	L3
0 0		LQFP144_SMPS	ı	35	36	37	38	39	40
aDi		LQFP144	1	35	36	37	38	39	04
		SAM2_SE1AD87U	M3	M2	K3	L3	E3	НЗ	4 <sub>U</sub>
	mber	UFBGA132	M3	M2	K3	L3	E3	НЗ	4 <sub>U</sub>
	Pin Numb	LQFP100	ı	24	25	26	27	28	29
	Δ	WLCSP81	ı	G4	95	Н7	96	98	G5
		WLCSP72_SMPS	1	95	G4	Н7	96	8H	9Н
		WLCSP72	1	G4	99	Н7	96	98	G5
		LQFP64_SMPS	1	15	16	17	18	19	20
		ГОЕЬ64	1	15	16	17	18	19	20

**\7**/

DS10198 Rev 8 73/270

ble 16. STM32L476xx pin definitions (continued)

							1	
	ıctions	Additional functions	ADC12_IN10, DAC1_OUT2	OPAMP2_VINP, ADC12_IN11	ı	OPAMP2_VINM, ADC12_IN12	COMP1_INM, ADC12_IN13	COMP1_INP, ADC12_IN14, WKUP5
lable 16. SI M32L4/6xx pin definitions (continued)	Pin functions	Alternate functions	TIM2_CH1, TIM2_ETR, TIM8_CH1N, SPI1_SCK, LPTIM2_ETR, EVENTOUT	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SP11_MISO, USART3_CTS, QUADSPI_BK1_IO3, LCD_SEG3, TIM1_BKIN_COMP2, TIM8_BKIN_COMP2, TIM16_CH1, EVENTOUT	ı	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, QUADSPI_BK1_IO2, LCD_SEG4, TIM17_CH1, EVENTOUT	USART3_TX, LCD_SEG22, EVENTOUT	USART3_RX, LCD_SEG23, EVENTOUT
Suc		Notes	ı	1	1	(3)	1	1
definition		I/O structure	П_а	FT_la	F	FT_la	FT_la	FT_la
ud		Pin type	0/I	0/1	_	0/1	0/1	9
32L476XX		Pin name (function after reset)	PA5	PA6	OPAMP2 _VINM	PA7	PC4	PC5
2 2		UFBGA144	M3	<b>4</b>	4	M4	J5	M5
e 16.		LQFP144_SMPS	14	42	ı	43	4	45
labi		LQFP144	14	42	ı	43	44	45
		SAM2_SE1AD87U	<del>7</del>	L4	Α	J5	K5	L5
	mber	SEIAĐATU	<b>7</b>	L4	<b>⊼</b>	J5	K5	L5
	Pin Number	LQFP100	30	31	1	32	33	34
	Δ	WLCSP81	9H	H5	ı	H H	7	90
		WLCSP72_SMPS	H5	96	1	H4	2ſ	ı
		WLCSP72	9H	H5	1	H4	J7	96
		LQFP64_SMPS	21	22	ı	23	24	1
		LQFP64	21	22	ı	23	24	25



Table 16. STM32L476xx pin definitions (continued)

	ctions	Additional functions	OPAMP2_VOUT, ADC12_IN15	COMP1_INM, ADC12_IN16	COMP1_INP	1	•	•	•	
Table 16. STM3zL4/6XX pin definitions (continued)	Pin functions	Alternate functions	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, USART3_CK, QUADSPI_BK1_IO1, LCD_SEG5, COMP1_OUT, EVENTOUT	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM1_DATIN0, USART3_RTS_DE, QUADSPI_BK1_IO0, LCD_SEG6, LPTIM2_IN1, EVENTOUT	RTC_OUT, LPTIM1_OUT, 12C3_SMBA, DFSDM1_CKIN0, EVENTOUT	EVENTOUT	FMC_A6, EVENTOUT	-	-	DFSDM1_DATIN6, FMC_A7, EVENTOUT
SUC		Notes	1	ı	1	ı	ı	ı	ı	
derinition		I/O structure	TT_la	FT_la	FT_a	FT	FT	-	-	FT
uld		Pin type	0/1	0/1	0/1	0/1	0/1	S	S	0/I
32L4/6XX		Pin name (function after reset)	PB0	PB1	PB2	PF11	PF12	NSS	ADD	PF13
2 0		UFBGA144	F 12	M6	K5	96	K6	G6	9Н	L6
0		LQFP144_SMPS	46	47	48	49	20	51	52	53
api		ГОЕЬІФФ	46	47	48	49	20	51	52	53
		SAM2_SE1AD87U	M5	M6	97	K6	J7			K7
	mber	SELABBAU	M5	M6	97	K6	J7	-	-	K7
	Pin Numb	ГОЕР100	35	36	37	1	-		1	1
	۵	WLCSP81	J5	4	J3	1	1	1	1	1
		WLCSP72_SMPS	4	J5	96	1	-	-	1	1
		WLCSP72	J5	4	J3	ı	1	-	-	1
		LQFP64_SMPS	25	26	27	ı	ı	-	1	1
		LQFP64	26	27	28	-	-	-	-	1

**577** 

DS10198 Rev 8 75/270

Table 16. STM32L476xx pin definitions (continued)

г		1					ı		ı		
	Pin functions	Additional functions	·	·	ı		ı	•	ı	ı	ı
Table 10. 31 M32L4/0XX pm deminions (continued)	Pin fur	Alternate functions	DFSDM1_CKIN6, TSC_G8_IO1, FMC_A8, EVENTOUT	TSC_G8_IO2, FMC_A9, EVENTOUT	TSC_G8_IO3, FMC_A10, EVENTOUT	TSC_G8_IO4, FMC_A11, EVENTOUT	TIM1_ETR, DFSDM1_DATIN2, FMC_D4, SAI1_SD_B, EVENTOUT	TIM1_CH1N, DFSDM1_CKIN2, FMC_D5, SA11_SCK_B, EVENTOUT	TIM1_CH1, DFSDM1_CKOUT, FMC_D6, SAI1_FS_B, EVENTOUT	-	ı
2		Notes	ı	1		1	1	1	1	1	1
		I/O structure	FT	FT	FI	FT	F	FT	F	ı	ı
		Pin type	0/I	0/I	<u>Q</u>	0/I	0/1	0/1	0/1	S	S
132L4/0XX		Pin name (function after reset)	PF14	PF15	PG0	PG1	PE7	PE8	PE9	NSS	VDD
≥   		UFBGA144	M7	6W	7	J7	M8	L7	89	G7	E7
9		LQFP144_SMPS	54	55	56	22	58	59	09	61	62
aD		LQFP144	54	22	99	25	58	59	09	61	62
		UFBGA132_SMPS	98	66	H9	69	M7	77	M8	F6	99
	mber	SEIAƏBƏU	98	96	6H	69	M7	77	M8	F6	99
	Pin Numb	ГОЕЬ100	ı	1	1	1	38	39	40	-	
	Δ.	WLCSP81	ı	1	1	1	E6	F6	1	-	ı
		WLCSP72_SMPS	ı	ı	ı	ı	ı	ı	ı	ı	ı
		WLCSP72	ı	ı	1	1	ı	ı	ı	1	ı
		LQFP64_SMPS	ı	ı	ı	ı	ı	1	ı	1	1
L		LQFP64	ı	ı	ı	ı	ı	1	ı	ı	ı



Table 16. STM32L476xx pin definitions (continued)

_							
	ctions	Additional functions	ı	•	ı	1	•
lable 16. STM3ZL4/6XX pin definitions (continued)	Pin functions	Alternate functions	TIM1_CH2N, DFSDM1_DATIN4, TSC_G5_IO1, QUADSPI_CLK, FMC_D7,SAI1_MCLK_B, EVENTOUT	TIM1_CH2, DFSDM1_CKIN4, TSC_G5_IO2, QUADSPI_NCS, FMC_D8, EVENTOUT	TIM1_CH3N, SP11_NSS, DFSDM1_DATIN5, TSC_G5_IO3, QUADSPI_BK1_IO0, FMC_D9, EVENTOUT	TIM1_CH3, SPI1_SCK, DFSDM1_CKIN5, TSC_G5_IO4, QUADSPI_BK1_IO1, FMC_D10, EVENTOUT	TIM1_CH4, TIM1_BKIN2, TIM1_BKIN2_COMP2, SP11_MISO, QUADSPI_BK1_IO2, FMC_D11, EVENTOUT
Suc		Notes	1	1	ı	1	1
aerinitik	9/Instructure		F	FT	F	E	FT
uld		Pin type	9	0/1	9	9	0/1
32L4/6XX		Pin name (function after reset)	PE10	PE11	PE12	PE13	PE14
<b>三</b>		UFBGA144	M10	, X 8	L8	67	L10
0.		LQFP144_SMPS	63	64	65	99	29
api		ГОЕЬІФФ	63	64	65	99	29
		SAM2_SE1AÐ87U	F8	6W	67	0 M10	M11
	nber	UFBGA132	R8	6 W	67	M10	M11
	Pin Number	ГФЕЬ100	14	42	43	44	45
	₫	WLCSP81	1	1	1	ı	1
		WLCSP72_SMPS	ı	1	1	ı	1
		WLCSP72	ı	1	ı	ı	1
		LQFP64_SMPS	ı	ı	ı	ı	ı
		LQFP64	ı	1	ı	ı	ı

DS10198 Rev 8 77/270

Table 16. STM32L476xx pin definitions (continued)

	<del>,</del>		Г			1	1 1		
Pin functions	Additional functions	ı	ı	1	1	•	1		
Pin fur	Alternate functions	TIM1_BKIN, TIM1_BKIN_COMP1, SPI1_MOSI, QUADSPI_BK1_IO3, FMC_D12, EVENTOUT	TIM2_CH3, I2C2_SCL, SPI2_SCK, DFSDM1_DATIN7, USART3_TX, LPUART1_RX, QUADSPI_CLK, LCD_SEG10, COMP1_OUT, SAI1_SCK_A, EVENTOUT	TIM2_CH4, I2C2_SDA, DFSDM1_CKIN7, USART3_RX, LPUART1_TX, QUADSPI_NCS, LCD_SEG11, COMP2_OUT, EVENTOUT		-	-		
2	SetoN	1	1	1	-	-	-		
	I/O structure	F	FT_f	FT_fl	ı	70 - VDD12 S 7 H5 VSS S			
	Pin type		Q/I	0/1	S	S	S		
22141044	Pin name (function after reset)	PE15	PB10	PB11	VDD12	NSS	VDD		
5	UFBGA144	M11	L11	<b>К</b> 9	-	Н5	-		
	LQFP144_SMPS	89	69	1	20	71	72		
2	ГОЕЬІФФ	89	69	70		71	72		
	UFBGA132_SMPS	M12	L10	ı	L11	F12	G12		
Pin Number	UFBGA132	M12	L10	L11		F12	G12		
in Nu	LQFP100	46	47	48		49	20		
۵	WLCSP81	ı	H3	63	ı	72	J1		
	WLCSP72_SMPS	ı	£L	Н3	B8	J2	F1		
	WLCSP72	1	H3	63	,	J2	J1		
	LQFP64_SMPS	1	28	29	30	31	32		
	LQFP64	ı	29	30	ı	31	32		



Table 16. STM32L476xx pin definitions (continued)

Pin functions	Additional functions		•				
Pin fur	Alternate functions	TIM1_BKIN, TIM1_BKIN_COMP2, I2C2_SMBA, SPI2_NSS, DFSDM1_DATIN1, USART3_CK, LPUART1_RTS_DE, TSC_G1_IO1, LCD_SEG12, SWPMI1_IO, SAI2_FS_A, TIM15_BKIN, EVENTOUT	TIM1_CH1N, I2C2_SCL, SPI2_SCK, DFSDM1_CKIN1, USART3_CTS, LPUART1_CTS, TSC_G1_I02, LCD_SEG13, SWPMI1_TX, SAI2_SCK_A, TIM15_CH1N, EVENTOUT				
	sətoN	1	1				
	I/O structure	F	FT_ff				
	Pin type	0/1	0/1				
	Pin name (function after reset)	PB12	PB13				
5	UFBGA144	K10	9F				
	LQFP144_SMPS	73	74				
2	LQFP144	73	74				
	SYM2_SE1AD87U	L12	K12				
mber	UFBGA132	L12	K12				
Pin Number	ГФЕЬ100	51	52				
<b>_</b>	WLCSP81	1 1	H2				
	WLCSP72_SMPS	H T	H2				
	WLCSP72	H	H2				
	LQFP64_SMPS	33	34				
	LQFP64	33	34				

DS10198 Rev 8 79/270

ble 16. STM32L476xx pin definitions (continued)

Г						
	ctions	Additional functions	,	,		-
lable 16. SI M32L4/6xx pin definitions (continued)	Pin functions	Alternate functions	TIM1_CH2N, TIM8_CH2N, I2C2_SDA, SPI2_MISO, DFSDM1_DATIN2, USART3_RTS_DE, TSC_G1_IO3, LCD_SGG14, SWPM11_RX, SAI2_MCLK_A, TIM15_CH1, EVENTOUT	RTC_REFIN, TIM1_CH3N, TIM2_CH3N, SPI2_MOSI, DFSDM1_CKIN2, TSC_G1_IO4, LCD_SEG15, SWPMI1_SUSPEND, SAI2_SD_A,TIM15_CH2, EVENTOUT	USART3_TX, LCD_SEG28, FMC_D13, EVENTOUT	USART3_RX, LCD_SEG29, FMC_D14, SAI2_MCLK_A, EVENTOUT
ons		Notes	1	1	1	1
definiti		I/O structure	FT_f	Ę	I_П	FT_I
u D		Pin type	0/1	0/I	0/1	0/1
32L476XX		Pin name (function after reset)	PB14	PB15	PD8	PD9
S		UFBGA144	J10	L12	K11	K12
9 16.		LQFP144_SMPS	75	92	77	78
ap		LQFP144	75	92	77	78
		SAM2_SE1AD87U	X 1	K10	K9	K8
	mber	SELAĐATU	7 1	K10	6 8	, K8
	Pin Numbe	LQFP100	53	54	55	56
	₫.	WLCSP81	62	61	F5	F4
		WLCSP72_SMPS	63	G1	1	1
		WLCSP72	G2	G1	1	1
		LQFP64_SMPS	35	36	ı	1
		LQFP64	35	36	1	1



Table 16. STM32L476xx pin definitions (continued)

	ctions	Additional functions	1	1	ı	ı	1	1	1
lable 16. STM32L4/6XX pin definitions (continued)	Pin functions	Alternate functions	USART3_CK, TSC_GG_IO1, LCD_SEG30, FMC_D15, SAI2_SCK_A, EVENTOUT	USART3_CTS, TSC_GG_IO2, LCD_SEG31, FMC_A16, SAI2_SD_A, LPTIM2_ETR, EVENTOUT	TIM4_CH1, USART3_RTS_DE, TSC_GG_IO3, LCD_SEG32, FMC_A17, SAI2_FS_A, LPTIM2_IN1, EVENTOUT	TIM4_CH2, TSC_GG_IO4, LCD_SEG33, FMC_A18, LPTIM2_OUT, EVENTOUT	1	1	TIM4_CH3, LCD_SEG34, FMC_D0, EVENTOUT
suc		Notes	1	ı	ı	1	-	-	1
deriniti		I/O structure	1_	FT_I	1	<u> </u>	1		ГĒ
uld		Pin type	0/1	0/1	9	9	S	S	0/1
32L416XX		Pin name (function after reset)	PD10	PD11	PD12	PD13	NSS	VDD	PD14
<b>区</b>		141A987U	J11	H10	6Н	G10	E5	F5	H11
9.16.		LQFP144_SMPS	62	80	18	82	83	84	85
lable		ГОЕЬІФФ	62	80	18	82	83	84	85
		SAM2_SE1AÐ87U	J12	J11	710	H12			H 11
	mber	SEIAĐATU	J12	111	710	H12	1	ı	H
	Pin Numb	LQFP100	22	58	59	09			61
	<u>~</u>	WLCSP81	1	ı	ı	ı			1
		WLCSP72_SMPS	1	1	ı	1	,	,	ı
		WLCSP72	1	1	ı	1	,	,	ı
		LQFP64_SMPS	1	ı	ı	1	ı	ı	ı
		LQFP64	ı	ı	ı	ı			ı

**577** 

DS10198 Rev 8

81/270

uble 16. STM32L476xx pin definitions (continued)

Г		T			ı					ı		
	Pin functions	Additional functions	ı	ı	ı	ı	ı	,	ı	ı	1	1
Table 16. STM32L476xx pin definitions (continued)	Pin fur	Alternate functions	TIM4_CH4, LCD_SEG35, FMC_D1, EVENTOUT	SPI1_SCK, FMC_A12, SAI2_SCK_B, EVENTOUT	SPI1_MISO, FMC_A13, SAI2_FS_B, EVENTOUT	SPI1_MOSI, FMC_A14, SAI2_MCLK_B, EVENTOUT	SPI1_NSS, LPUART1_CTS, FMC_A15, SAI2_SD_B, EVENTOUT	I2C3_SMBA, LPUART1_RTS_DE, EVENTOUT	I2C3_SCL, LPUART1_TX, FMC_INT, EVENTOUT	I2C3_SDA, LPUART1_RX, EVENTOUT	-	-
suc		SetoN	-	ı	1	1	1	1	ı	1	1	-
definiti		I/O structure	FT_I	FT_s	FT_s	FT_s	FT_s	FT_s	FT_fs	FT_fs	ı	1
ud		Pin type	0/1	0/I	0/1	0/I	0/1	0/I	0/I	0/I	S	S
32L476xx		Pin name (function after reset)	PD15	PG2	PG3	PG4	PG5	PG6	PG7	PG8	NSS	VDDIO2
SIS		UFBGA144	J12	H12	G11	69	G12	F10	F9	F11	M12	F8
e 16		LQFP144_SMPS	98	87	88	89	06	91	92	93	94	92
labi		ГОЕЬІФФ	98	87	88	89	06	91	92	93	94	92
		SAM2_SE1AD87U	H10	G10	F9	F10	E9	G4	H4	96	-	
	Pin Number	SE14987U	H10	G10	F9	F10	E9	G4	H4	90	-	-
	in Nu	ГОЕЬ100	62	ı	ı	ı	1	ı	ı	ı	-	
	а.	WLCSP81	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı
		WLCSP72_SMPS	ı	ı	1	ı	1	1	ı	ı	-	-
		WLCSP72	ı	ı	ı	ı	ı	1	ı	ı	ı	ı
		LQFP64_SMPS	ı	ı	ı	ı	ı	1	ı	ı	'	1
		ГОЕР64	ı	ı	ı	1	ı	ı	ı	1	-	1



Table 16. STM32L476xx pin definitions (continued)

		1			r	
	Pin functions	Additional functions	,		,	ı
lable 16. STM3ZL4/6XX pin definitions (continued)	Pin fur	Alternate functions	TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, TSC_G4_IO1, LCD_SEG24, SDMMC1_D6, SAI2_MCLK_A, EVENTOUT	TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, TSC_G4_IO2, LCD_SEG25, SDMMC1_D7, SAI2_MCLK_B, EVENTOUT	TIM3_CH3, TIM8_CH3, TSC_G4_IO3, LCD_SEG26, SDMMC1_D0, EVENTOUT	TIM8_BKIN2, TIM3_CH4,
Suc		sətoN	1	1	1	ı
aeriniti		I/O structure	Ę	F	<u> </u>	Ē
uld		Pin type	0/1	0/1	9	0/1
32L4/6XX		Pin name (function after reset)	PC6	PC7	PC8	PC9
S   N		UFBGA144	E10	F12	E12	E 11
e 16.		LQFP144_SMPS	96	26	86	66
labi		LQFP144	96	97	86	66
		SAM2_SE1ADBAU	E12	E11	E10	D12
	Pin Number	SEIAƏBƏU	E12	E11	E10	D12
	in Nu	ГОЕЬ100	63	64	65	99
	Δ.	MLCSP81	F3	F1	F2	E1
		WLCSP72_SMPS	G2	F2	53	E1
		WLCSP72	F3	F1	F2	<u> </u>
		LQFP64_SMPS	37	38	39	40
		LQFP64	37	38	39	40

**\** 

DS10198 Rev 8 83/270

Table 16. STM32L476xx pin definitions (continued)

_									
	ctions	Additional functions	ı	OTG_FS_VBUS	ı		ı	ı	1
Table 16. 51 M3ZL4/6XX pin delinitions (continued)	Pin functions	Alternate functions	MCO, TIM1_CH1, USART1_CK, OTG_FS_SOF, LCD_COM0, LPTIM2_OUT, EVENTOUT	TIM1_CH2, USART1_TX, LCD_COM1, TIM15_BKIN, EVENTOUT	TIM1_CH3, USART1_RX, OTG_FS_ID, LCD_COM2, TIM17_BKIN, EVENTOUT	TIM1_CH4, TIM1_BKIN2, USART1_CTS, CAN1_RX, OTG_FS_DM, TIM1_BKIN2_COMP1, EVENTOUT	TIM1_ETR, USART1_RTS_DE, CAN1_TX, OTG_FS_DP, EVENTOUT	JTMS-SWDIO, IR_OUT, OTG_FS_NOE, EVENTOUT	1
SIIS		sətoN	ı	1	1	ı	ı	(4)	-
		I/O structure	17	FT_lu	FT_lu	u_T7	u_F	Ħ	-
		Pin type	9	<u>Q</u>	9	9	9	0/1	S
SZL4/OXX		Pin name (function after reset)	PA8	PA9	PA10	PA11	PA12	PA13 (JTMS- SWDIO)	NSS
≥    - 		UFBGA144	D12	D11	C12	B12	B11	C11	E8
0		LQFP144_SMPS	100	101	102	103	104	105	
aDI		ГОЕЬІФФ	100	101	102	103	104	105	
		SAM2_SE1AD87U	D11	D10	C12	B12	A12	A11	
	mber	SEIAĐATU	D11	D10	C12	B12	A12	A11	
	Pin Number	LQFP100	29	89	69	70	17	72	
	Δ.	WLCSP81	E2	E3	D2	20	5	C2	B1
		WLCSP72_SMPS	E2	E3	D2	10	Ω	C2	B1
		WLCSP72	E2	E3	D2	10	2	C2	B1
		LQFP64_SMPS	14	42	43	44	45	46	47
		ГОЕР64	4	42	43	44	45	46	47



Table 16. STM32L476xx pin definitions (continued)

Г		1				1		
	Pin functions	Additional functions	ı	ı	1	ı		-
lable 10. 31 M32L4/0XX pill delillillolls (collillided)	Pin fur	Alternate functions	1	ı	ı	JTCK-SWCLK, EVENTOUT	JTDI, TIMZ_CH1, TIMZ_ETR, SP11_NSS, SP13_NSS, UART4_RTS_DE, TSC_G3_IO1, LCD_SEG17, SAIZ_FS_B, EVENTOUT	SPI3_SCK, USART3_TX,
2 2		Notes	-			(4)	(4)	1
nellille		I/O structure	-	-	-	FT	FT_I	FT_J
<u></u>		Pin type	S	S	S	0/I	0/1	0/1
132L410XX		Pin name (function after reset)	asnaan	SSA	ααΛ	PA14 (JTCK- SWCLK)	PA15 (JTDI)	PC10
2		UFBGA144	E3	8H	Н7	C10	D10	B10
<u>o</u>		LQFP144_SMPS	106	107	108	109	110 110 D10	111
20		ГОЕЬІФФ	106	107	108	109 109	110	111
		SAM2_SE1AÐ87U	C11	F11	G11	A10	9A	B11
	Pin Number	SEIAĐATU	C11	F11	G11	A10	A9	B11
	in Nu	ГОЕЬ100	73	74	75	92	77	78
	Δ.	WLCSP81	A1	ı	1	B2	A2	D3
		WLCSP72_SMPS	A1	-	-	B2	C3	A2
		WLCSP72	A1	1	1	B2	A2	D3
		LQFP64_SMPS	48	1	1	49	90	51
		LQFP64	48	ı	ı	49	50	51

**5**//

Table 16. STM32L476xx pin definitions (continued)

y c	Additional functions	ı	ı	•	
Table 10. STMSZE4/0xx pm definitions (continued)	Alternate functions	SPI3_MISO, USART3_RX, UART4_RX, TSC_G3_IO3, LCD_COM5/LCD_SEG29 /LCD_SEG41, SDMMC1_D3, SAI2_MCLK_B, EVENTOUT	SPI3_MOSI, USART3_CK, UART5_TX, TSC_G3_IO4, LCD_COM6/LCD_SEG30 /LCD_SEG42, SDMMC1_CK, SAI2_SD_B, EVENTOUT	SPI2_NSS, DFSDM1_DATIN7, CAN1_RX, FMC_D2, EVENTOUT	SPIZ_SCK, DFSDM1_CKIN7, CAN1_TX, FMC_D3, EVENTOUT
200	sətoN	ı	ı	ı	1
	I/O structure	Į.	Ę.	Ħ	FT
	Pin type	0/1	0/1	0/I	0/1
32L4/6XX	Pin name (function after reset)	PC11	PC12	PD0	PD1
2 0	UFBGA144	60	B9	A11	A10
9	LQFP144_SMPS	112	173	411	115
aD	ГОЕБІФФ	112	<del>1</del>	114	115
	SAM2_SE1AÐ89U	C10	B10	60	B9
Pin Number	UFBGA132	0	B10	60	B9
<u> </u>	ГФЕР100	79	80	81	82
۵	MLCSP81	3	B3	1	1
	WLCSP72_SMPS	D3	B3	ı	1
	WLCSP72	C3	B3	ı	ı
	LQFP64_SMPS	52	53	1	1
	ΓØEP64	52	53	1	1



Table 16. STM32L476xx pin definitions (continued)

_										
	ctions	Additional functions	,	•	•		ı	ı	ı	
lable 16. SI M3ZL4/6XX pin definitions (continued)	Pin functions	Alternate functions	TIM3_ETR, USART3_RTS_DE, UART5_RX,TSC_SYNC, LCD_COM7/LCD_SEG31 /LCD_SEG43, SDMMC1_CMD, EVENTOUT	SPI2_MISO, DFSDM1_DATINO, USART2_CTS, FMC_CLK, EVENTOUT	SPI2_MOSI, DFSDM1_CKINO, USART2_RTS_DE, FMC_NOE, EVENTOUT	USART2_TX, FMC_NWE, EVENTOUT	-	1	DFSDM1_DATIN1, USART2_RX, FMC_NWAIT, SAI1_SD_A, EVENTOUT	DFSDM1_CKIN1, USART2_CK, FMC_NE1, EVENTOUT
suo		Notes	1	1	1	1	ı		1	1
deriniti		I/O structure	Ę	FT	FT	FT	-	ı	F	FT
uld		Pin type	0/1	0/I	0/I	0/1	S	S	9	0/1
32L4/6XX		Pin name (function after reset)	PD2	PD3	PD4	PD5	NSS	VDD	PD6	PD7
≥ [		UFBGA144	60	D8	C8	B8	A1	-	A9	A8
9 76.		LQFP144_SMPS	116	117	118	119	120	121	122	123
lable		ГОЕЬІФФ	116	117	118	119	120	121	122	123
		SAM2_SE1ADB7U	88	B8	B7	A6	ı		B6	A5
	Pin Number	SE1432	83	B8	B7	A6	ı	ı	B6	A5
	in Nu	LQFP100	83	84	85	86 A			87	88
	۵	WLCSP81	A3	1	E5	D4	1	E4	DS	90
		WLCSP72_SMPS	A3	1	1	ı	ı	ı	ı	ı
		WLCSP72	A3	1	1	ı	,		1	ı
		LQFP64_SMPS	ı	ı	1	ı	ı	,	1	ı
		LQFP64	54	ı	1	-	-	-	ı	-

**5**//

DS10198 Rev 8 87/270

Table 16. STM32L476xx pin definitions (continued)

г		1		T	1					
	ctions	Additional functions	·	ı	•				1	ı
Table 16. STIM32L4/6XX pin definitions (continued)	Pin functions	Alternate functions	SPI3_SCK, USART1_TX, FMC_NCE/FMC_NE2, SAI2_SCK_A, TIM15_CH1N, EVENTOUT	LPTIM1_IN1, SPI3_MISO, USART1_RX, FMC_NE3, SAI2_FS_A, TIM15_CH1, EVENTOUT	LPTIM1_IN2, SP13_MOS1, USART1_CTS, SA12_MCLK_A, TIM15_CH2, EVENTOUT	LPTIM1_ETR, SPI3_NSS, USART1_RTS_DE, FMC_NE4, SAI2_SD_A, EVENTOUT	I2C1_SDA, USART1_CK, FMC_A24, EVENTOUT	I2C1_SCL, FMC_A25, EVENTOUT	-	•
SUC		Notes	1	1	1	1	1	1	ı	1
deriniti		I/O structure	FT_s	FT_s	FT_s	FT_s	FT_fs	FT_fs	1	-
bın		Pin type	0/1	9	0/1	0/I	0/1	0/1	S	S
32L4/6XX		Pin name (function after reset)	PG9	PG10	PG11	PG12	PG13	PG14	NSS	VDDIO2
<u>ا</u> ا		UFBGA144	C7	D7	B7	A7	9Q	A6	A12	E6
		LQFP144_SMPS	124	125	126	127	128	129	130	131
Igo		LQFP144	124	125	126	127	128	129	130	131
		SAM2_SE1A2BHU	60	D8	63	D7	C7	ı	F7	G7
		UFBGA132	D9	D8	63	D7	C7	90	F7	G7
		ГОЕЬ100	1	1	1	1	1	-	ı	-
		WLCSP81	A4	B4	C4	C5	B5	A5	-	B6
		WLCSP72_SMPS	A4	B4	ı	C4	B5	A5	-	B6
		WLCSP72	A4	B4	C4	C5	98	A5	-	B6
		LQFP64_SMPS	1	1	ı	ı	1	ı	ı	ı
		LQFP64	ı	ı	1	1	1		-	



Table 16. STM32L476xx pin definitions (continued)

	ctions	Additional functions		COMP2_INM	COMP2_INP					
Table 10. 31 M32L4/0xx pm deminions (continued)	Pin functions	Alternate functions	LPTIM1_OUT, I2C1_SMBA, EVENTOUT	JTDO-TRACESWO, TIMZ_CH2, SP11_SCK, SP13_SCK, USART1_RTS_DE, LCD_SEG7, SA11_SCK_B, EVENTOUT	NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, USART1_CTS, UART5_RTS_DE, TSC_G2_IO1, LCD_SEG8, SAI1_MCLK_B,	LPTIM1_IN1, TIM3_CH2, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI, USART1_CK, UART5_CTS, TSC_G2_IO2, LCD_SEG9, COMP2_OUT, SAI1_SD_B, TIM16_BKIN, EVENTOUT				
<u> </u>		sətoN	- 1	(4)	(4)	1				
		I/O structure	FT_s	FT_la	FT_la	FT_la				
<u> </u>		Pin type	0/I	0/1	0/1	9				
32L4/0XX		Pin name (function after reset)	PG15	PB3 (JTDO- TRACE SWO)	PB4 (NJTRST)	PB5				
2		UFBGA144	B6	92	D5	C5				
9		LQFP144_SMPS	ı	132	133	134				
aDI		LQFP144	132	133 1	134 1	135				
		SGM2_SE1ADBFU		, A8	, VA	. C2				
	mber	2E1A9A1U	조	A8	A7	CS				
	Pin Number	LQFP100	1	68	06	0				
	Δ.	WLCSP81	ı	A6	90	C2 6				
		WLCSP72_SMPS	ı	A6	C5	E7				
		WLCSP72	1	A6	90	C7				
		LQFP64_SMPS	1	54	55	26				
		LQFP64	ı	55	56	57				

**577** 

DS10198 Rev 8 89/270

ble 16. STM32L476xx pin definitions (continued)

		Su		Z <sub>i</sub>		
	Pin functions	Additional functions	COMP2_INP	COMP2_INM, PVD_IN	-	
Table 16. STM32L476xx pin definitions (continued)	Pin fur	Alternate functions	LPTIM1_ETR, TIM4_CH1, TIM8_BKIN2, I2C1_SCL, DFSDM1_DATIN5, USART1_TX, TSC_G2_IO3, TIM8_BKIN2_COMP2, SAI1_FS_B, TIM16_CH1N, EVENTOUT	LPTIM1_IN2, TIM4_CH2, TIM8_BKIN, I2C1_SDA, DFSDM1_CKIN5, USART1_RX, UART4_CTS, TSC_G2_IO4, LCD_SEG21, FMC_NL, TIM8_BKIN_COMP1, TIM17_CH1N, EVENTOUT	-	TIM4_CH3, I2C1_SCL, DFSDM1_DATIN6, CAN1_RX, LCD_SEG16, SDMMC1_D4, SAI1_MCLK_A, TIM16_CH1, EVENTOUT
ons		SejoN	1	1	-	ı
definiti		I/O structure	FT_fa	FT_fla	-	FT_fl
pin		Pin type	0/1	0/1	_	0/1
132L476xx		Pin name (function after reset)	PB6	PB7	BOOT0	PB8
SIS		UFBGA144	B5	A5	A4	A3
e 16.		LQFP144_SMPS	135	136	137	138
lab		ГОЕЬІФФ	136	137	138	139
		SAM2_SE1AD87U	B5	B4	A4	A3
	Pin Number	UFBGA132	B5	B4	A4	A3
	in Nu	ГОЕЬ100	92	93	94	95
	<u>α</u>	WLCSP81	B7	A7	D7	E7
		WLCSP72_SMPS	E8	B7	A7	90
		WLCSP72	B7	A7	D7	E7
		LQFP64_SMPS	22	58	29	09
		LQFP64	58	59	09	61



Table 16. STM32L476xx pin definitions (continued)

ıctions	Additional functions			ı		1	•
Pin functions	Alternate functions	IR_OUT, TIM4_CH4, I2C1_SDA, SPI2_NSS, DFSDM1_CKIN6, CAN1_TX, LCD_COM3, SDMMC1_D5, SAI1_FS_A, TIM17_CH1, EVENTOUT	TIM4_ETR, LCD_SEG36, FMC_NBL0, TIM16_CH1, EVENTOUT	LCD_SEG37, FMC_NBL1, TIM17_CH1, EVENTOUT	1	1	•
	Notes	1	1	1			
	I/O structure	FT_fl	ΗŢ	ΗŢ	-	1	ı
	Pin type	0/1	9	0/1	S	S	S
	Pin name (function after reset)	PB9	PE0	PE1	VDD12	NSS	VDD
	UFBGA144	C4	A2	B4		M	ı
	LQFP144_SMPS	139	140	141	142	143	144
	LQFP144	140	141 140	142		143	144
	SAM2_SE1ADBAU	B3	ខ	A2	90	D3	C4
mber	SE14981U	B3	ឌ	A2	1	D3	C4
Pin Num	LQFP100	96	26	86		66	100
•	WLCSP81	E8	ı	ı	ı	A8	A9
	WLCSP72_SMPS	D7	1	1	J1	A8	A9
	WLCSP72	E8	1	1	-	A8	A9
	LQFP64_SMPS	61	1	1	62	63	64
	ГОЕР64	62	ı	ı	1	63	64

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

- These GPIOs must not be used as current sources (e.g. to drive an LED).

After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the RM0351 reference manual. ď

OPAMPx\_VINM pins are not available as additional functions on pins PA1 and PA7 on UFBGA packages. On UFBGA packages, use the OPAMPx\_VINM dedicated pins. რ

After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated. 4.

DS10198 Rev 8 91/270

AF0         AF1         AF2         AF3           SYS_AF         TIM4/TIM2/ TIM5/TIM4/ TIM5_CH1         TIM4/TIM2/ TIM5_CH1         TIM8_ETR           -         TIM2_CH1         TIM5_CH2         -           -         TIM2_CH3         -         -           -         TIM2_CH4         TIM5_CH4         -           -         TIM2_CH4         TIM5_CH4         -           -         TIM2_CH4         TIM3_CH4         -           -         TIM1_CH1N         TIM3_CH2         -           -         TIM1_CH4         -         -           -         TIM1_CH4         -         -           -         TIM1_CH2         -         -           -         TIM1_CH3         -         -           -         TIM1_CH4         TIM1_BKIN2         -           -         TIM1_CH4         TIM1_BKIN2         -			AF3 TIM8 TIM8_ETR	AF4 12C1/12C2/12C3	SPI1/SPI2	AF6 SPI3/DFSDM -	USART2_CTS USART2_CTS USART2_CTS USART2_RTS_DE USART2_TX
ort         SYS_AF         TIM4/TIM2/ TIM5/TIM8/ LPTIM1         TIM4/TIM2/ TIM5         TIM8_ETR         TIM8_ETR           PA0         -         TIM2_CH1         TIM5_CH2         -           PA2         -         TIM2_CH4         TIM5_CH4         -           PA3         -         TIM2_CH4         TIM5_CH4         -           PA4         -         -         -         -           PA5         -         TIM2_CH4         TIM5_CH4         -           PA6         -         TIM1_BKIN         TIM3_CH2         TIM8_CH1N           PA7         -         TIM1_CH1         -         -           PA8         MCO         TIM1_CH1         -         -           PA10         -         TIM1_CH2         -         -           PA10         -         TIM1_CH3         -         -           PA11         -         TIM1_CH3         -         -           PA11         -         TIM1_CH4         -         -           PA11         -         TIM1_CH4         -         -			TIM8_ETR	2C1/12C2/12C3	SPI1/SPI2	SPI3/DFSDM	USART2/ USART2/ USART2_CTS USART2_RTS_ DE_ USART2_TX
PA0         -         TIM2_CH1         TIM5_CH1           PA2         -         TIM2_CH2         TIM5_CH3           PA3         -         TIM2_CH4         TIM5_CH4           PA4         -         -         -           PA5         -         TIM2_CH4         TIM5_CH4           PA6         -         TIM1_CH1         TIM3_CH2           PA8         MCO         TIM1_CH1         -           PA9         -         TIM1_CH2         -           PA10         -         TIM1_CH3         -           PA11         -         TIM1_CH4         TIM1_BKIN2			TIM8_ETR				USART2_CTS USART2_RTS_ DE USART2_TX
PA1         -         TIM2_CH2         TIM5_CH2           PA2         -         TIM2_CH3         TIM5_CH4           PA3         -         TIM2_CH4         TIM5_CH4           PA4         -         -         -           PA5         -         TIM2_CH1         TIM3_CH1           PA6         -         TIM1_CH1N         TIM3_CH2           PA8         MCO         TIM1_CH1         -           PA9         -         TIM1_CH2         -           PA10         -         TIM1_CH3         -           PA11         -         TIM1_CH4         TIM1_BKIN2						1 1 1	USART2_RTS_ DE USART2_TX
PA2         -         TIM2_CH3         TIM5_CH3           PA3         -         TIM2_CH4         TIM5_CH4           PA4         -         -         -           PA5         -         TIM2_CH1         TIM2_ETR           PA6         -         TIM1_BKIN         TIM3_CH1           PA7         -         TIM1_CH1         -           PA8         MCO         TIM1_CH1         -           PA9         -         TIM1_CH2         -           PA10         -         TIM1_CH3         -           PA11         -         TIM1_CH4         TIM1_BKIN2			1 1 1				USART2_TX
PA3         -         TIM2_CH4         TIM5_CH4           PA4         -         -         -           PA5         -         TIM2_CH1         TIM2_ETR           PA6         -         TIM1_BKIN         TIM3_CH2           PA8         MCO         TIM1_CH1         -           PA9         -         TIM1_CH2         -           PA10         -         TIM1_CH3         -           PA11         -         TIM1_CH4         TIM1_BKIN2			1 1		ı	ı	
PA4         -			1	1			USART2_RX
PA5         -         TIM2_CH1         TIM2_ETR           PA6         -         TIM1_BKIN         TIM3_CH1           PA8         MCO         TIM1_CH1         -           PA9         -         TIM1_CH2         -           PA10         -         TIM1_CH3         -           PA11         -         TIM1_CH4         TIM1_BKINZ					SPI1_NSS	SPI3_NSS	USART2_CK
PA6         -         TIM1_BKIN         TIM3_CH1           PA7         -         TIM1_CH1N         -           PA8         MCO         TIM1_CH1         -           PA9         -         TIM1_CH2         -           PA10         -         TIM1_CH3         -           PA11         -         TIM1_CH4         TIM1_BKIN2			TIM8_CH1N	1	SPI1_SCK	1	•
PA7         -         TIM1_CH1N         TIM3_CH2           PA8         MCO         TIM1_CH1         -           PA9         -         TIM1_CH2         -           PA10         -         TIM1_CH3         -           PA11         -         TIM1_CH4         TIM1_BKIN2			TIM8_BKIN	ı	SPI1_MISO	ı	USART3_CTS
PA8 MCO TIM1_CH1 - TIM1_CH2 - TIM1_CH2 - TIM1_CH3 - TIM1_CH3 - TIM1_CH4 TIM1_BKIN2			TIM8_CH1N	ı	SPI1_MOSI	ı	1
- TIM1_CH2 - TIM1_CH3 - TIM1_CH4 TIM1_BKIN2		- 1	ı		1	ı	USART1_CK
TIM1_CH3			1	ı	1	ı	USART1_TX
- TIM1_CH4			1	1	1	1	USART1_RX
	- TIM1_CH		ı	ı	ı	ı	USART1_CTS
	- TIM1_ETR		1	1	1	ı	USART1_RTS_ DE
PA13 JTMS-SWDIO IR_OUT						ı	1
PA14 JTCK-SWCLK	SWCLK -	1	1	ı	ı	ı	ı
PA15 JTDI TIM2_CH1 TIM2_ETR -			-	-	SPI1_NSS	SPI3_NSS	1



Table 17. Alternate function AF0 to AF7<sup>(1)</sup> (continued)

			lab	Table 17. Atternate function Ary to Ar (**) (continued)	I ULICIION ALO	ID AL / COIIII	inen)		
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
<u> </u>	Port	SYS_AF	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM8	12C1/12C2/12C3	SPI1/SPI2	SPI3/DFSDM	USART1/ USART2/ USART3
	PB0	-	TIM1_CH2N	TIM3_CH3	TIM8_CH2N	-	-	-	USART3_CK
	PB1	ı	TIM1_CH3N	TIM3_CH4	TIM8_CH3N	1	ı	DFSDM1_ DATIN0	USART3_RTS_ DE
	PB2	RTC_OUT	LPTIM1_OUT			I2C3_SMBA	ı	DFSDM1_CKIN0	1
	PB3	JTDO- TRACESWO	TIM2_CH2	ı	ı	ı	SPI1_SCK	SPI3_SCK	USART1_RTS_ DE
	PB4	NJTRST	ı	TIM3_CH1	ı	ı	SPI1_MISO	SPI3_MISO	USART1_CTS
	PB5	ı	LPTIM1_IN1	TIM3_CH2		I2C1_SMBA	SPI1_MOSI	SPI3_MOSI	USART1_CK
	PB6	ı	LPTIM1_ETR	TIM4_CH1	TIM8_BKIN2	I2C1_SCL	-	DFSDM1_ DATIN5_	USART1_TX
	PB7	1	LPTIM1_IN2	TIM4_CH2	TIM8_BKIN	I2C1_SDA	-	DFSDM1_CKIN5	USART1_RX
Port B	PB8	,		TIM4_CH3	,	I2C1_SCL	•	DFSDM1_ DATIN6	1
	PB9	-	IR_OUT	TIM4_CH4	-	I2C1_SDA	SPI2_NSS	DFSDM1_CKIN6	ı
	PB10		TIM2_CH3			I2C2_SCL	SPI2_SCK	DFSDM1_ DATIN7	USART3_TX
	PB11	1	TIM2_CH4	1	1	I2C2_SDA		DFSDM1_CKIN7	USART3_RX
	PB12	1	TIM1_BKIN		TIM1_BKIN_ COMP2	I2C2_SMBA	SPI2_NSS	DFSDM1_ DATIN1	USART3_CK
	PB13	-	TIM1_CH1N	-		I2C2_SCL	SPI2_SCK	DFSDM1_CKIN1	USART3_CTS
	PB14		TIM1_CH2N	-	TIM8_CH2N	I2C2_SDA	SPI2_MISO	DFSDM1_ DATIN2	USART3_RTS_ DE
	PB15	RTC_REFIN	TIM1_CH3N	,	TIM8_CH3N		SPI2_MOSI	DFSDM1_CKIN2	1

DS10198 Rev 8 93/270

7

	7	tΤ1/ tT2/ tT3					3_TX	3_RX					3_TX	3_RX	3_CK			
	AF7	USART1/ USART2/ USART3	1	'	1	1	USART3_TX	USART3_RX	1	ı	'	'	USART3_TX	USART3_RX	USART3_CK	1	•	'
	AF6	SPI3/DFSDM	DFSDM1_ DATIN4	DFSDM1_CKIN4	DFSDM1_ CKOUT	1	ı	ı	DFSDM1_CKIN3	DFSDM1_ DATIN3	ı	1	SP13_SCK	SPI3_MISO	SPI3_MOSI	ı	-	-
nued)	AF5	SPI1/SPI2	1	ı	SPI2_MISO	SPI2_MOSI	ı	1	ı	ı	-	-	1	-	ı	ı	-	-
o AF7 <sup>(1)</sup> (contii	AF4	12C1/12C2/12C3	I2C3_SCL	I2C3_SDA	-	ı	ı	ı	ı	ı	-	-	1	-	-	ı	-	-
function AF0 t	AF3	TIM8	-	-	-	-	1	-	TIM8_CH1	TIM8_CH2	EHO_8MIT	TIM8_CH4	-	-	-	-	-	-
Table 17. Alternate function AF0 to AF7 <sup>(1)</sup> (continued)	AF2	TIM1/TIM2/ TIM3/TIM4/ TIM5	-	ı	-	-		-	TIM3_CH1	TIM3_CH2	сно⁻сиі⊥	TIM3_CH4	-	-	-		-	-
Тар	AF1	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	LPTIM1_IN1	LPTIM1_OUT	LPTIM1_IN2	LPTIM1_ETR	ı	ı	ı	ı	-	TIM8_BKIN2	-	-	-	1	-	-
	AF0	SYS_AF	-	-	-	-	-	1	-	1	-	-	-	-	-	-	-	-
•		Port	PC0	PC1	PC2	РСЗ	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15
		ď			_						Port C							



able 17. Alternate function AF0 to AF7<sup>(1)</sup> (continued)

AF0 AF1 AF2 TIM1/TIM2/ TIM1/TIM2/ SYS_AF TIM5/TIM8/ TIM3/TIM4/ LPTIM1 TIM5	AF1 TIM1/TIM2/ TIM5/TIM8/ LPTIM1		AF2 TIM1/TIM TIM3/TIM	12/	AF3	AF4	AF5 SPI1/SPI2	AF6 SPI3/DFSDM	AF7 USART1/ USART2/ USART3
	PD0	,		,	ı	,	SPI2_NSS	DFSDM1_ DATIN7	
ıπ	PD1		•	1	1	ı	SPI2_SCK	DFSDM1_CKIN7	1
1 1	PD2		1	TIM3_ETR		1		1	USART3_RTS_ DE_
1 1	PD3	1	1	1	1	,	SPI2_MISO	DFSDM1_ DATIN0	USART2_CTS
ட	PD4	ı	1	1	1	1	SPI2_MOSI	DFSDM1_CKIN0	USART2_RTS_ DE
ш	PD5		1	ı		ı		1	USART2_TX
П.	PD6	-	ı	1	ı			DFSDM1_ DATIN1	USART2_RX
ш	PD7	ı	1	ı	ı	ı	1	DFSDM1_CKIN1	USART2_CK
1 17	PD8	-	1			ı		1	USART3_TX
ш	PD9	-	1	ı		ı		1	USART3_RX
Δ	PD10	-	1	ı		ı		1	USART3_CK
Δ.	PD11	-	1	,		ı		1	USART3_CTS
₫.	PD12	ı	ı	TIM4_CH1	1	1	ı	1	USART3_RTS_ DE
Δ	PD13	-	1	TIM4_CH2		ı		1	
Д	PD14	-	-	TIM4_CH3	1	1	•	1	1
П	PD15	•		TIMM CON					

**\7**/

DS10198 Rev 8

95/270

7

	AF7	USART1/ USART2/ USART3	1	1	1	1	ı	ı	ı	1	1	1	1	ı	ı	ı	ı	1
<b>-</b>	AF6	SPI3/DFSDM	-	-	-	1	DFSDM1_ DATIN3	DFSDM1_CKIN3	1	DFSDM1_ DATIN2	DFSDM1_CKIN2	DFSDM1_ CKOUT	DFSDM1_ DATIN4	DFSDM1_ CKIN4	DFSDM1_ DATIN5	DFSDM1_CKIN5		,
(pənu	AF5	SPI1/SPI2		-	-			1		ı		-		ı	SPI1_NSS	SPI1_SCK	SPI1_MISO	SPI1_MOSI
Table 17. Alternate function AF0 to AF7(1) (continued)	AF4	2C1/ 2C2/ 2C3	•	1	-	1	ı	1	1	1	1	1	1	ı	1	1	1	1
function AF0 t	AF3	AIM8	•	1	-	1	ı	1	1	1	1	1	1	ı	1	1	TIM1_BKIN2_ COMP2	TIM1_BKIN_ COMP1
le 17. Alternate	AF2	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM4_ETR	-	TIM3_ETR	TIM3_CH1	TIM3_CH2	TIM3_CH3	TIM3_CH4	1	1	-	1	ı	ı	1	TIM1_BKIN2	1
Tab	AF1	TIM1/TIM2/ TIM5/TIM8/ LPTIM1		1	-	1	1	ı	1	TIM1_ETR	TIM1_CH1N	TIM1_CH1	TIM1_CH2N	TIM1_CH2	TIM1_CH3N	TIM1_CH3	TIM1_CH4	TIM1_BKIN
j	AF0	SYS_AF	1	1	TRACECK	TRACED0	TRACED1	TRACED2	TRACED3	1	1	-	1	ı	ı	1	1	1
		Port	PE0	PE1	PE2	PE3	PE4	PE5	PE6	PE7	PE8	PE9	PE10	PE11	PE12	PE13	PE14	PE15
		<b>L</b>										Port E						

DS10198 Rev 8 96/270



Table 17. Alternate function AF0 to AF7<sup>(1)</sup> (continued)

	AF7	USART1/ USART2/ USART3	•	1	1	1	ı	1	1	1	1	ı	1	ı	1	ı	1	-
	AF6	SPI3/DFSDM	1	1	1	1	1	1	1	1	1	1	1	1	1	DFSDM1_ DATIN6	DFSDM1_CKIN6	-
(pənı	AF5	SPI1/SPI2							1	1		•				ı		-
o AF7''' (contir	AF4	2C1/ 2C2/ 2C3	I2C2_SDA	I2C2_SCL	I2C2_SMBA	1	1	1	1	1	1	1	1	1	1	ı	1	-
function AF0 t	AF3	TIM8	,	1	1	1	1	1	1	1	1	1	1	1	1	ı	1	•
Table 17. Alternate function AF0 to AF7(1) (continued)	AF2	TIM1/TIM2/ TIM3/TIM4/ TIM5	,	1	1	1	1	1	TIM5_CH1	TIM5_CH2	TIM5_CH3	TIM5_CH4	1	1	1	ı	1	-
Tab	AF1	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	-	-	-	-	-	-	TIM5_ETR	-	-	-	-	-	-	1	-	-
	AF0	SYS_AF	-	-	-	-	-	-	1	-	-	-	-	-	1	ı	-	-
i		Port	PF0	PF1	PF2	PF3	PF4	PF5	PF6	PF7	PF8	PF9	PF10	PF11	PF12	PF13	PF14	PF15
		<u> </u>									Port F							

DS10198 Rev 8

97/270

			Tab	le 17. Alternate	function AF0	Table 17. Alternate function AF0 to AF7 <sup>(1)</sup> (continued)	ned)		
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
<b>a</b>	Port	SYS_AF	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM8	2C1/ 2C2/ 2C3	SPI1/SPI2	SPI3/DFSDM	USART1/ USART2/ USART3
	PG0	1	ı	-	1	ı			ı
	PG1	ı	ı	1	,	ı	1	1	ı
	PG2	ı	ı	1	1	ı	SPI1_SCK	1	ı
	PG3	·	ı	1	,	ı	SPI1_MISO	1	ı
	PG4	ı	ı	1	,	ı	SPI1_MOSI	1	ı
	PG5	·	ı	1		ı	SPI1_NSS	1	ı
	PG6	ı	ı	1	,	I2C3_SMBA	1	1	ı
	PG7	1	1	-	,	I2C3_SCL	1	1	ı
t	PG8	ı	-	-	ı	I2C3_SDA	1	•	ı
	PG9	ı	ı	,	1	,	1	SPI3_SCK	USART1_TX
	PG10	ı	LPTIM1_IN1	1	ı	ı	ı	SPI3_MISO	USART1_RX
	PG11	ı	LPTIM1_IN2	-	ı	1		SPI3_MOSI	USART1_CTS
	PG12	1	LPTIM1_ETR	ı	ı	ı	1	SPI3_NSS	USART1_RTS_ DE
	PG13	ı	1	ı	,	I2C1_SDA	1	1	USART1_CK
	PG14	·	ı	1		I2C1_SCL	1	1	ı
	PG15	ı	LPTIM1_OUT	ı	1	I2C1_SMBA	1	1	ı
t	PH0	1	1	ı	ı	1	1	1	ı
5	PH1	ı	1	ı	ı	1	1	1	1
1. Pleas	se refer to	Please refer to <i>Table 18</i> for AF8 to AF15.	, AF15.						

DS10198 Rev 8 98/270



	AF15	, EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	. EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	. EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
	AF14	TIM2, TIM15, TIM16, TIM17, LPTIM2	TIM2_ETR	TIM15_CH1N	TIM15_CH1	TIM15_CH2	LPTIM2_OUT	LPTIM2_ETR	TIM16_CH1	TIM17_CH1	LPTIM2_OUT	TIM15_BKIN	TIM17_BKIN	-		ı	-	-
	AF13	SAI1, SAI2	SAI1_EXTCLK	1	SAI2_EXTCLK	1	SAI1_FS_B	1	TIM8_BKIN_ COMP2	ı	1	ı	1	-	1	1	-	SAI2_FS_B
AF8 to AF15 <sup>(1)</sup>	AF12	SDMMC1, COMP1, COMP2, FMC, SWPM11	1	1	1	1	1	1	TIM1_BKIN_ COMP2	ı	1	ı	ı	TIM1_BKIN2_ COMP1	ı	ı		•
ate function	AF11	ГСБ	ı	CD_SEG0	LCD_SEG1	LCD_SEG2	ı	ı	LCD_SEG3	LCD_SEG4	LCD_COM0	LCD_COM1	LCD_COM2	1	ı	1	1	LCD_SEG17
Table 18. Alternate function AF8 to AF15 <sup>(1)</sup>	AF10	OTG_FS, QUADSPI	1	ı	1	1	1	1	QUADSPI_BK1_IO3	QUADSPI_BK1_102	OTG_FS_SOF	1	OTG_FS_ID	OTG_FS_DM	OTG_FS_DP	OTG_FS_NOE	1	•
	AF9	CAN1, TSC	,	ı	1	ı	1	ı	1	1	ı	1	ı	CAN1_RX	CAN1_TX	ı	1	TSC_G3_101
	AF8	UART4, UART5, LPUART1	UART4_TX	UART4_RX	1	1	1	1	1	1	1	1	ı	1	1	ı	•	UART4_RTS _DE
		Port	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7	PA8	PA9	PA10	PA11	PA12	PA13	PA14	PA15
		ш.									Port A							

DS10198 Rev 8

99/270

Table 18. Alternate function AF8 to AF15<sup>(1)</sup> (continued)

		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
ш.	Port	UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	ГСБ	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
	PB0	1		QUADSPI_BK1_IO1	CD_SEG5	COMP1_OUT	ı	ı	EVENTOUT
	PB1	-	-	QUADSPI_BK1_IO0	LCD_SEG6	-	-	LPTIM2_IN1	EVENTOUT
	PB2	-	-	1	1	-	-	-	EVENTOUT
	PB3		-	1	CD_SEG7	-	SAI1_SCK_B	1	EVENTOUT
	PB4	UART5_RTS _DE	TSC_62_101	1	CD_SEG8	1	SAI1_MCLK_ B	TIM17_BKIN	EVENTOUT
	PB5	UART5_CTS	TSC_G2_102	1	CD_SEG9	COMP2_OUT	SAI1_SD_B	TIM16_BKIN	EVENTOUT
	PB6		TSC_G2_103	1	1	TIM8_BKIN2_ COMP2	SAI1_FS_B	TIM16_CH1N	EVENTOUT
	PB7	UART4_CTS	TSC_G2_104	ı	LCD_SEG21	FMC_NL	TIM8_BKIN_ COMP1	TIM17_CH1N	EVENTOUT
Port B	PB8	1	CAN1_RX	•	LCD_SEG16	SDMMC1_D4	SAI1_MCLK_ A	TIM16_CH1	EVENTOUT
	PB9	1	CAN1_TX	1	LCD_COM3	SDMMC1_D5	SAI1_FS_A	TIM17_CH1	EVENTOUT
	PB10	LPUART1_ RX	1	QUADSPI_CLK	LCD_SEG10	COMP1_OUT	SAI1_SCK_A	1	EVENTOUT
	PB11	LPUART1_TX	-	QUADSPI_NCS	LCD_SEG11	COMP2_OUT	1	1	EVENTOUT
	PB12	LPUART1_ RTS_DE	TSC_G1_101	1	LCD_SEG12	SWPMI1_IO	SAI2_FS_A	TIM15_BKIN	EVENTOUT
	PB13	LPUART1_ CTS	TSC_G1_102	1	LCD_SEG13	SWPMI1_TX	SAIZ_SCK_A	TIM15_CH1N	EVENTOUT
	PB14	1	TSC_G1_I03		LCD_SEG14	SWPMI1_RX	SAI2_MCLK_ A	TIM15_CH1	EVENTOUT
	PB15	ı	TSC_G1_104	1	LCD_SEG15	SWPMI1_SUSPEND	SAIZ_SD_A	TIM15_CH2	EVENTOUT



Table 18. Alternate function AF8 to AF15<sup>(1)</sup> (continued)

		-	_	<b>—</b>	-	-	<b>—</b>	_	_	<b>—</b>	_	<b>—</b>	<b>-</b>	<b>⊢</b>	<b>-</b>	-	_	_
	AF15	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
	AF14	TIM2, TIM15, TIM16, TIM17, LPTIM2	LPTIM2_IN1	ı	ı	LPTIM2_ETR	1	-	1	1	ı	TIM8_BKIN2_ COMP1	1	1	1	ı	-	ı
<u>(1</u>	AF13	SAI1, SAI2	1	1	1	SAI1_SD_A	1	-	SAI2_MCLK_ A	SAIZ_MCLK_ B	1	SAI2_EXTCLK	SAIZ_SCK_B	SAIZ_MCLK_ B	SAI2_SD_B		-	ı
Table 18. Alternate function AF8 to AF15(1) (continued)	AF12	SDMMC1, COMP1, COMP2, FMC, SWPMI1	1	1	1	1	1	_	SDMMC1_D6	SDMMC1_D7	SDMMC1_D0	SDMMC1_D1	SDMMC1_D2	SDMMC1_D3	SDMMC1_CK	1	-	•
inction AF8 to	AF11	ГСБ	LCD_SEG18	LCD_SEG19	LCD_SEG20	LCD_VLCD	LCD_SEG22	LCD_SEG23	LCD_SEG24	LCD_SEG25	LCD_SEG26	LCD_SEG27	LCD_COM4/ LCD_SEG28/ LCD_SEG40	LCD_COM5/ LCD_SEG29/ LCD_SEG41	LCD_COM6/ LCD_SEG30/ LCD_SEG42	ı	1	ı
ble 18. Alternate fu	AF10	OTG_FS, QUADSPI	1	1	ı	1	1	1		1	1	OTG_FS_NOE	1	1	1	1	1	ı
Ta	AF9	CAN1, TSC	1	ı	ı	1	1	1	TSC_G4_I01	TSC_G4_102	TSC_G4_103	TSC_G4_I04	TSC_G3_102	TSC_G3_103	TSC_G3_I04	1	1	ı
	AF8	UART4, UART5, LPUART1	LPUART1_ RX	LPUART1_TX	ı	ı	1	1	1	1	1	1	UART4_TX	UART4_RX	UART5_TX	ı	-	ı
		Port	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15
		ũ.										Port C						

DS10198 Rev 8

101/270

Table 18. Alternate function AF8 to AF15<sup>(1)</sup> (continued)

			Ιέ	lable 16. Alternate function AFS to AF15.7 (continued)	Inction AFS to	AFTS (continued	(r		
		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Δ.	Port	UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	LCD	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
	DD0	-	CAN1_RX	-	-	FMC_D2	-	1	EVENTOUT
	PD1	1	CAN1_TX	-	-	FMC_D3	-	•	EVENTOUT
	PD2	UART5_RX	TSC_SYNC	-	LCD_COM7/ LCD_SEG31/ LCD_SEG43	SDMMC1_CMD		-	EVENTOUT
	PD3	ı	ı	1	-	FMC_CLK	•	1	EVENTOUT
	PD4	ı	ı	1	-	FMC_NOE	•	1	EVENTOUT
	PD5	1	ı	1	-	FMC_NWE	•	1	EVENTOUT
	PD6	1	1	1	-	FMC_NWAIT	SAI1_SD_A	1	EVENTOUT
Port D	PD7	1	1	,	•	FMC_NE1	1	1	EVENTOUT
	PD8	-	1	-	LCD_SEG28	FMC_D13	-	•	EVENTOUT
	6ОА	ı	ı		LCD_SEG29	FMC_D14	SAI2_MCLK_ A	1	EVENTOUT
	PD10	1	TSC_G6_101	1	LCD_SEG30	FMC_D15	SAIZ_SCK_A	1	EVENTOUT
	PD11	ı	TSC_G6_102	1	LCD_SEG31	FMC_A16	SAIZ_SD_A	LPTIM2_ETR	EVENTOUT
	PD12	-	TSC_G6_103	-	LCD_SEG32	FMC_A17	SAI2_FS_A	LPTIM2_IN1	EVENTOUT
	PD13	1	TSC_G6_104	-	LCD_SEG33	FMC_A18	-	LPTIM2_OUT	EVENTOUT
	PD14	-		-	LCD_SEG34	FMC_D0	-	-	EVENTOUT
	PD15	1	1	-	LCD_SEG35	FMC_D1		1	EVENTOUT



able 18. Alternate function AF8 to AF15<sup>(1)</sup> (continued)

	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port	UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	ГСБ	SDMMC1, COMP1, COMP2, FMC, SWPM11	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
PE0		ı	ı	LCD_SEG36	FMC_NBL0	ı	TIM16_CH1	EVENTOUT
PE1	1	ı	1	LCD_SEG37	FMC_NBL1	ı	TIM17_CH1	EVENTOUT
PE2	1	TSC_67_101	1	LCD_SEG38	FMC_A23	SAI1_MCLK_ A	1	EVENTOUT
PE3	-	TSC_G7_102	1	LCD_SEG39	FMC_A19	SAI1_SD_B	1	EVENTOUT
PE4	-	TSC_G7_103	ı	1	FMC_A20	SAI1_FS_A	1	EVENTOUT
PE5	-	TSC_G7_I04	1	1	FMC_A21	SAI1_SCK_A	1	EVENTOUT
PE6	-	ı	ı	1	FMC_A22	SAI1_SD_A	1	EVENTOUT
PE7		ı	1	1	FMC_D4	SAI1_SD_B		EVENTOUT
PE8	-	ı	ı	1	FMC_D5	SAI1_SCK_B	1	EVENTOUT
PE9	1	ı	1	1	FMC_D6	SAI1_FS_B	1	EVENTOUT
PE10	ı	TSC_65_101	QUADSPI_CLK	ı	FMC_D7	SAI1_MCLK_ B	ı	EVENTOUT
PE11	1	TSC_G5_102	QUADSPI_NCS	ı	FMC_D8	ı	1	EVENTOUT
PE12	-	TSC_G5_IO3	QUADSPI_BK1_IO0	ı	FMC_D9	ı	1	EVENTOUT
PE13	-	TSC_G5_I04	QUADSPI_BK1_IO1	1	FMC_D10	1		EVENTOUT
PE14	-	-	QUADSPI_BK1_102	1	FMC_D11	1	-	EVENTOUT
PE15	-	1	QUADSPI_BK1_103	1	FMC_D12	1	-	EVENTOUT

DS10198 Rev 8 103/270

		able 16. Alternate tu	nction AF6 to	lable 18. Alternate function AF8 to AF15'' (continued)			
AF9		AF10	AF11	AF12	AF13	AF14	AF15
CAN1, TSC		otg_fs, quadspi	ГСР	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
1	Ī	1	•	FMC_A0		-	EVENTOUT
1	ı	1	1	FMC_A1	1	1	EVENTOUT
1		1		FMC_A2			EVENTOUT
1		1	1	FMC_A3	ı	1	EVENTOUT
1		1	ı	FMC_A4		1	EVENTOUT
1		1	1	FMC_A5	1	-	EVENTOUT
ı		ı	ı	-	SAI1_SD_B	-	EVENTOUT
-		1	,	-	SAI1_MCLK_ B	-	EVENTOUT
1		ı	ı	-	SAI1_SCK_B	-	EVENTOUT
1		1	ı	-	SAI1_FS_B	TIM15_CH1	EVENTOUT
1		1	ı	-	1	TIM15_CH2	EVENTOUT
ı		ı		-	1	-	EVENTOUT
1		ı	1	FMC_A6		-	EVENTOUT
ı	_	ı	ı	FMC_A7		-	EVENTOUT
TSC_G8_101		ı		FMC_A8		-	EVENTOUT
TSC_G8_102		ı	1	FMC_A9	1	-	EVENTOUT



ble 18. Alternate function AF8 to AF15<sup>(1)</sup> (continued)

	AF15	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
-	AF14	TIM2, TIM15, TIM16, TIM17, LPTIM2	·	<u>.</u>	·	<u>.</u>	-	-				TIM15_CH1N E	TIM15_CH1 E	TIM15_CH2 E	-	- E	- E	-
(f	AF13	SAI1, SAI2	ı	ı	SAI2_SCK_B	SAI2_FS_B	SAI2_MCLK_ B	SAIZ_SD_B	1	1	ı	SAIZ_SCK_A	SAI2_FS_A	SAIZ_MCLK_ A	SAI2_SD_A	1	-	
Table 18. Alternate function AF8 to AF15(1) (continued)	AF12	SDMMC1, COMP1, COMP2, FMC, SWPMI1	FMC_A10	FMC_A11	FMC_A12	FMC_A13	FMC_A14	FMC_A15	ı	FMC_INT	ı	FMC_NCE/ FMC_NE2	FMC_NE3	ı	FMC_NE4	FMC_A24	FMC_A25	1
nction AF8 to	AF11	ГСБ	ı	ı	ı	ı	1	ı	1	ı	1	-	•	1	1	1	1	
ble 18. Alternate fu	AF10	OTG_FS, QUADSPI	ı	1	1	1	-	-	1	ı	1	-	,	1	-	-	-	1
Ta	AF9	CAN1, TSC	TSC_G8_103	TSC_G8_104	ı	ı	1	ı	1	ı	ı	•	1	ı	-	-	-	-
<b>-</b>	AF8	UART4, UART5, LPUART1	ı	-	-	-	-	LPUART1_ CTS	LPUART1_ RTS_DE	LPUART1_TX	LPUART1_ RX	•		ı	-	-	-	-
		Port	PG0	PG1	PG2	PG3	PG4	PG5	PG6	PG7	Port G PG8	PG9	PG10	PG11	PG12	PG13	PG14	PG15

DS10198 Rev 8

**AF15** 

**EVENTOUT** EVENTOUT EVENTOUT TIM2, TIM15, TIM16, TIM17, LPTIM2 **AF14** SAI1, SAI2 **AF13** Table 18. Alternate function AF8 to AF15<sup>(1)</sup> (continued) SDMMC1, COMP1, COMP2, FMC, SWPMI1 **AF12 AF11** CD OTG\_FS, QUADSPI **AF10** CAN1, TSC UART4, UART5, LPUART1 AF8 絽 PH1 Port Port H

Please refer to Table 17 for AF0 to AF7.



STM32L476xx Memory mapping

## 5 Memory mapping

0xFFFF FFFF 0xBFFF FFFF Reserved Cortex™-M4 0xA000 1400 with FPU 7 **QUADSPI** registers Internal 0xA000 1000 Peripherals FMC registers 0xA000 0000 0xE000 0000 0x5FFF FFFF Reserved 6 0x5006 0C00 AHB2 0x4800 0000 0xC000 0000 Reserved 0x4002 4400 AHB1 FMC and 5 QUADSPI 0x4002 0000 Reserved registers 0x4001 6400 APB2 0xA000 0000 0x4001 0000 QUADSPI Flash Reserved bank 0x4000 9800 4 0x9000 0000 APB1 0x4000 0000 FMC bank 3 0x1FFF FFFF 0x8000 0000 Reserved 0x1FFF F810 Option Bytes FMC bank 1 & 3 0x1FFF F800 bank 2 Reserved 0x1FFF F000 System memory 0x6000 0000 0x1FFF 8000 Reserved 0x1FFF 7810 Options Bytes 2 0x1FFF 7800 Reserved 0x1FFF 7400 Peripherals OTP area 0x4000 0000 0x1FFF 7000 System memory 1 0x1FFF 0000 Reserved 0x1000 8000 SRAM1 SRAM2 0x2000 0000 0x1000 0000 Reserved 0 0x0810 0000 CODE Flash memory 0x0800 0000 Reserved 0x0000 0000 0x0010 0000 Flash, system memory or SRAM, depending on BOOT configuration 0x0000 0000 Reserved MS34100V3

Figure 17. STM32L476xx memory map

Memory mapping STM32L476xx

Table 19. STM32L476xx memory map and peripheral register boundary addresses<sup>(1)</sup>

Bus	Boundary address	Size (bytes)	Peripheral
AHB3	0xA000 1000 - 0xA000 13FF	1 KB	QUADSPI
ALIBS	0xA000 0000 - 0xA000 0FFF	4 KB	FMC
	0x5006 0800 - 0x5006 0BFF	1 KB	RNG
	0x5004 0400 - 0x5006 07FF	129 KB	Reserved
	0x5004 0000 - 0x5004 03FF	1 KB	ADC
	0x5000 0000 - 0x5003 FFFF	16 KB	OTG_FS
	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved
	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH
AHB2	0x4800 1800 - 0x4800 1BFF	1 KB	GPIOG
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	1 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH registers
АПВІ	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800 - 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1

STM32L476xx Memory mapping

Table 19. STM32L476xx memory map and peripheral register boundary addresses<sup>(1)</sup> (continued)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4001 6400 - 0x4001 FFFF	39 KB	Reserved
	0x4001 6000 - 0x4000 63FF	1 KB	DFSDM1
	0x4001 5C00 - 0x4000 5FFF	1 KB	Reserved
	0x4001 5800 - 0x4000 5BFF	1 KB	SAI2
APB2	0x4001 5400 - 0x4000 57FF	1 KB	SAI1
	0x4001 4C00 - 0x4000 53FF	2 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	TIM8
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	SDMMC1
APB2	0x4001 2000 - 0x4001 27FF	2 KB	Reserved
	0x4001 1C00 - 0x4001 1FFF	1 KB	FIREWALL
	0x4001 0800- 0x4001 1BFF	5 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0200 - 0x4001 03FF		COMP
	0x4001 0030 - 0x4001 01FF	1 KB	VREFBUF
	0x4001 0000 - 0x4001 002F		SYSCFG

Memory mapping STM32L476xx

Table 19. STM32L476xx memory map and peripheral register boundary addresses<sup>(1)</sup> (continued)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 9800 - 0x4000 FFFF	26 KB	Reserved
	0x4000 9400 - 0x4000 97FF	1 KB	LPTIM2
	0x4000 8C00 - 0x4000 93FF	2 KB	Reserved
	0x4000 8800 - 0x4000 8BFF	1 KB	SWPMI1
	0x4000 8400 - 0x4000 87FF	1 KB	Reserved
	0x4000 8000 - 0x4000 83FF	1 KB	LPUART1
	0x4000 7C00 - 0x4000 7FFF	1 KB	LPTIM1
	0x4000 7800 - 0x4000 7BFF	1 KB	OPAMP
	0x4000 7400 - 0x4000 77FF	1 KB	DAC1
APB1	0x4000 7000 - 0x4000 73FF	1 KB	PWR
APDI	0x4000 6800 - 0x4000 6FFF	1 KB	Reserved
	0x4000 6400 - 0x4000 67FF	1 KB	CAN1
	0x4000 6000 - 0x4000 63FF	1 KB	Reserved
	0x4000 5C00- 0x4000 5FFF	1 KB	I2C3
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5000 - 0x4000 53FF	1 KB	UART5
	0x4000 4C00 - 0x4000 4FFF	1 KB	UART4
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3
	0x4000 4400 - 0x4000 47FF	1 KB	USART2

STM32L476xx Memory mapping

Table 19. STM32L476xx memory map and peripheral register boundary addresses<sup>(1)</sup> (continued)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved
	0x4000 3C00 - 0x4000 3FFF	1 KB	SPI3
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
APB1	0x4000 2400 - 0x4000 27FF	1 KB	LCD
	0x4000 1800 - 0x4000 23FF	3 KB	Reserved
	0x4000 1400 - 0x4000 17FF	1 KB	TIM7
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0C00- 0x4000 0FFF	1 KB	TIM5
	0x4000 0800 - 0x4000 0BFF	1 KB	TIM4
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

<sup>1.</sup> The gray color is used for reserved boundary addresses.

Electrical characteristics STM32L476xx

### 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

## 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 18*.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 19.



DS10198 Rev 8

112/270

### 6.1.6 Power supply scheme

**VBAT** Backup circuitry (LSE, RTC, 1.55 - 3.6 V Backup registers) Power switch 2 x VDD12<sub>I</sub> 1.05 - 1.32 V  $V_{\text{CORE}} \\$ n x VDD Regulator  $V_{\text{DDIO1}}$ OUT evel shifter Kernel logic Ю n x 100 nF GPIOs (CPU, Digital logic & Memories) +1 x 4.7 µF n x VSS m x VDDIO2  $V_{\text{DDIO2}}$ OUT m x100 nF IO +4.7 μF GPIOs [ logic m x VSS VDDA ADCs/ DACs/ OPAMPs/ VREF+ 100 nF +1 μF VREF-COMPs/ VREFBUF VSSA

Figure 20. Power supply scheme

Caution:

Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or

577


DS10198 Rev 8 113/270

below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



### 6.1.7 Current consumption measurement

Figure 21. Current consumption measurement scheme with and without external SMPS power supply



# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 20: Voltage characteristics*, *Table 21: Current characteristics* and *Table 22: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Table 20. Voltage characteristics<sup>(1)</sup>

Symbol	Ratings		Min	Max	Unit
V <sub>DDX</sub> - V <sub>SS</sub>	External main supply voltage (including V <sub>DD</sub> , V <sub>DDA</sub> , V <sub>DDIO2</sub> , V <sub>DDUSB</sub> , V <sub>LCD</sub> , V <sub>BAT</sub> )		-0.3	4.0	V
V V	External SMPS supply voltage	Range 1	-0.3	1.4	V
$V_{\rm DD12}$ - $V_{\rm SS}$	External SWFS supply voltage	Range 2	-0.3	1.4	\ \ \
	Input voltage on FT_xxx pins	put voltage on FT_xxx pins		$\begin{aligned} & \min{(V_{DD}, V_{DDA}, V_{DDIO2}, V_{DDUSB}, \\ & V_{LCD}) + 4.0^{(3)(4)} \end{aligned}}$	
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on TT_xx pins		V <sub>SS</sub> -0.3	4.0	V
	Input voltage on BOOT0 pin		V <sub>SS</sub>	9.0	
	Input voltage on any other pins		V <sub>SS</sub> -0.3	4.0	



DS10198 Rev 8 115/270

Table 20. Voltage	characteristics <sup>(1)</sup>	(continued)
-------------------	--------------------------------	-------------

Symbol	Ratings	Min	Max	Unit
$ \Delta V_{DDx} $	Variations between different $V_{DDX}$ power pins of the same domain	-	50	mV
V <sub>SSx</sub> -V <sub>SS</sub>	Variations between all the different ground pins <sup>(5)</sup>	-	50	mV

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>DDIO2</sub>, V<sub>DDIUSB</sub>, V<sub>LCD</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- 2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 21: Current characteristics* for the maximum allowed injected current values.
- 3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

**Table 21. Current characteristics** 

Symbol	Ratings	Max	Unit
ΣIV <sub>DD</sub>	Total current into sum of all V <sub>DD</sub> power lines (source) <sup>(1)(2)</sup>	150	
ΣIV <sub>SS</sub>	Total current out of sum of all V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	150	
IV <sub>DD(PIN)</sub>	Maximum current into each V <sub>DD</sub> power pin (source) <sup>(1)(2)</sup>	100	
IV <sub>SS(PIN)</sub>	Maximum current out of each V <sub>SS</sub> ground pin (sink) <sup>(1)</sup>	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I <sub>IO(PIN)</sub>	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	mA
71	Total output current sunk by sum of all I/Os and control pins <sup>(3)</sup>	100	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins <sup>(3)</sup>	100	
I <sub>INJ(PIN)</sub> (4)	Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, PA5	-5/+0 <sup>(5)</sup>	
,	Injected current on PA4, PA5	-5/0	
Σ I <sub>INJ(PIN)</sub>	Total injected current (sum of all I/Os and control pins) <sup>(6)</sup>	25	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>DDIO2</sub>, V<sub>DDUSB</sub>, V<sub>LCD</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supplies, in the permitted range.
- 2. Valid also for V<sub>DD12</sub> on SMPS packages.
- 3. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- Positive injection (when V<sub>IN</sub> > V<sub>DDIOx</sub>) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer also to *Table 20: Voltage characteristics* for the minimum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I<sub>INJ(PIN)</sub>| is the absolute sum of the negative injected currents (instantaneous values).

### **Table 22. Thermal characteristics**

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	150	°C

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 23. General operating conditions

Symbol	Parameter	С	onditions	Min	Max	Unit	
f <sub>HCLK</sub>	Internal AHB clock frequency		-	0	80		
f <sub>PCLK1</sub>	Internal APB1 clock frequency	ncy -		0	80	MHz	
f <sub>PCLK2</sub>	Internal APB2 clock frequency		-	0	80		
V <sub>DD</sub>	Standard operating voltage		-	1.71 (1)	3.6	٧	
V	Standard operating voltage	Full frequency	range	1.08	1.32	V	
V <sub>DD12</sub>	Standard operating voltage	Up to 26 MHz		1.05	1.32	V	
\ <u>/</u>	DCI15:21 I/Os supply voltage	At least one I/	O in PG[15:2] used	1.08	3.6	V	
V <sub>DDIO2</sub>	PG[15:2] I/Os supply voltage	PG[15:2] not ι	PG[15:2] not used		3.6	]	
		ADC or COM	o used	1.62			
		DAC or OPAM	/IP used	1.8			
$V_{DDA}$	Analog supply voltage	VREFBUF used		2.4	3.6	V	
			ADC, DAC, OPAMP, COMP, VREFBUF not used				
V <sub>BAT</sub>	Backup operating voltage		-	1.55	3.6	V	
V	USB supply voltage	USB used		3.0	3.6	V	
V <sub>DDUSB</sub>		USB not used		0	3.6	]	
		TT_xx I/O		-0.3	V <sub>DDIOx</sub> +0.3		
		воото		0	9		
V <sub>IN</sub>	I/O input voltage	All I/O except	BOOT0 and TT_xx	-0.3	$\begin{array}{c} {\rm Min(Min(V_{DD},V_{DDA},}\\ {\rm V_{DDIO2},V_{DDUSB},}\\ {\rm V_{LCD})+3.6V,}\\ {\rm 5.5V)^{(2)(3)}} \end{array}$	V	
		LQFP144	-	-	625		
		LQFP100	-	-	476		
	Power dissipation at	LQFP64	-	-	444		
$P_D$	T <sub>A</sub> = 85 °C for suffix 6 or	UFBGA144	-	-	377	mW	
	$T_A = 105 ^{\circ}\text{C}$ for suffix $7^{(4)}$	UFBGA132	-	-	363		
		WLCSP81	-	-	487	1	
		WLCSP72	-	-	434		



Symbol	Parameter	С	onditions	Min	Max	Unit	
		LQFP144	-	-	156		
		LQFP100	-	-	119		
		LQFP64	-	-	111		
$P_{D}$	Power dissipation at T <sub>A</sub> = 125 °C for suffix 3 <sup>(4)</sup>	UFBGA144	-	-	94	mW	
	120 0 101 04111111	UFBGA132	-	-	90		
		WLCSP81	-	-	121		
		WLCSP72	-	-	108		
	Ambient temperature for the	Maximum power dissipation		-40	85		
	suffix 6 version	Low-power dissipation <sup>(5)</sup>		-40	105		
TA	Ambient temperature for the	Maximum power dissipation		-40	105	- °C	
IA	suffix 7 version	Low-power dis	ssipation <sup>(5)</sup>	-40	125		
	Ambient temperature for the	Maximum pov	ver dissipation	-40	125		
	suffix 3 version	Low-power dis	ssipation <sup>(5)</sup>	-40	130		
TJ		Suffix 6 version	on	-40	105		
	Junction temperature range	Suffix 7 version	Suffix 7 version		125	°C	
		Suffix 3 version	Suffix 3 version		130		

Table 23. General operating conditions (continued)

### 6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 24* are derived from tests performed under the ambient temperature condition summarized in *Table 23*.

Table 24. Operating conditions at power-up / power-down<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
+	V <sub>DD</sub> rise time rate		0	∞	- µs/V
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate		10	8	
t <sub>VDDA</sub>	V <sub>DDA</sub> rise time rate	-	0	∞	- μs/V
	V <sub>DDA</sub> fall time rate		10	∞	
+	V <sub>DDUSB</sub> rise time rate		0	∞	us/V
t <sub>VDDUSB</sub>	V <sub>DDUSB</sub> fall time rate	-	10	∞	μ5/ ν



DS10198 Rev 8 119/270

<sup>1.</sup> When RESET is released functionality is guaranteed down to  $V_{\mbox{\footnotesize{BOR0}}}$  Min.

This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between Min(V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>DDIO2</sub>, V<sub>DDUSB</sub>, V<sub>LCD</sub>)+3.6 V and 5.5V.

<sup>3.</sup> For operation with voltage higher than Min (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>DDIO2</sub>, V<sub>DDUSB</sub>, V<sub>LCD</sub>) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.

<sup>4.</sup> If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$  (see Section 7.8: Thermal characteristics).

In low-power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see Section 7.8: Thermal characteristics)

Table 24. Operating conditions at power-up / power-down<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
<b>.</b>	V <sub>DDIO2</sub> rise time rate	_	0	80	µs/V
<sup>t</sup> ∨DDIO2	V <sub>DDIO2</sub> fall time rate	-	10	8	μ5/ ν

<sup>1.</sup> At power-up, the  $\ensuremath{V_{\text{DD12}}}$  voltage should not be forced externally.

The requirements for power-up/down sequence specified in *Section 3.9.1: Power supply schemes* must be respected.

### 6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 25* are derived from tests performed under the ambient temperature conditions summarized in *Table 23: General operating conditions*.

Table 25. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
t <sub>RSTTEMPO</sub> (2)	Reset temporization after BOR0 is detected	V <sub>DD</sub> rising	-	250	400	μs
V <sub>BOR0</sub> <sup>(2)</sup>	Drown out rooot throohold 0	Rising edge	1.62	1.66	1.7	V
VBOR0`	Brown-out reset threshold 0	Falling edge	1.6	1.64	1.69	V
V	Brown-out reset threshold 1	Rising edge	2.06	2.1	2.14	V
$V_{BOR1}$	Brown-out reset timeshold 1	Falling edge	1.96	2	2.04	V
V	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	V
$V_{BOR2}$	Brown-out reset timeshold 2	Falling edge	2.16	2.20	2.24	V
V	Brown-out reset threshold 3	Rising edge	2.56	2.61	2.66	V
$V_{BOR3}$	Brown-out reset timeshold 5	Falling edge	2.47	2.52	2.57	V
V	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
$V_{BOR4}$		Falling edge	2.76	2.81	2.86	
V	Programmable voltage	Rising edge	2.1	2.15	2.19	V
$V_{PVD0}$	detector threshold 0	Falling edge	2	2.05	2.1	V
V	PVD threshold 1	Rising edge	2.26	2.31	2.36	V
$V_{PVD1}$	F VD tilleshold i	Falling edge	2.15	2.20	2.25	V
V	PVD threshold 2	Rising edge	2.41	2.46	2.51	V
$V_{PVD2}$	FVD tilleshold 2	Falling edge	2.31	2.36	2.41	V
V	PVD threshold 3	Rising edge	2.56	2.61	2.66	\/
$V_{PVD3}$	FVD tilleshold 3	Falling edge	2.47	2.52	2.57	V
V	/pvp4 PVD threshold 4	Rising edge	2.69	2.74	2.79	V
$V_{PVD4}$	1 AD IIIIC2IIOIA 4	Falling edge	2.59	2.64	2.69	v
V	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
$V_{PVD5}$	า งาว แแครแดน ว	Falling edge	2.75	2.81	2.86	V



Table 25. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
V	PVD threshold 6	Rising edge	2.92	2.98	3.04	V
V <sub>PVD6</sub>	F VD tilleshold o	Falling edge	2.84	2.90	2.96	V
V <sub>hyst BORH0</sub>	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
7 =		Hysteresis in other mode	ı	30	-	
V <sub>hyst_BOR_PVD</sub>	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I <sub>DD</sub> (BOR_PVD) <sup>(2)</sup>	BOR <sup>(3)</sup> (except BOR0) and PVD consumption from V <sub>DD</sub>	-	-	1.1	1.6	μΑ
V <sub>PVM1</sub>	V <sub>DDUSB</sub> peripheral voltage monitoring	-	1.18	1.22	1.26	V
V <sub>PVM2</sub>	V <sub>DDIO2</sub> peripheral voltage monitoring	-	0.92	0.96	1	V
V	V <sub>DDA</sub> peripheral voltage	Rising edge	1.61	1.65	1.69	V
V <sub>PVM3</sub>	monitoring	Falling edge	1.6	1.64	1.68	V
V	V <sub>DDA</sub> peripheral voltage	Rising edge	1.78	1.82	1.86	V
$V_{PVM4}$	monitoring	Falling edge	1.77	1.81	1.85	V
V <sub>hyst_PVM3</sub>	PVM3 hysteresis	-	-	10	-	mV
V <sub>hyst_PVM4</sub>	PVM4 hysteresis	-	-	10	-	mV
I <sub>DD</sub> (PVM1/PVM2)	PVM1 and PVM2 consumption from V <sub>DD</sub>	-	-	0.2	-	μΑ
I <sub>DD</sub> (PVM3/PVM4)	PVM3 and PVM4 consumption from V <sub>DD</sub>	-	-	2	-	μΑ

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

DS10198 Rev 8 121/270

<sup>2.</sup> Guaranteed by design.

BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

Electrical characteristics STM32L476xx

# 6.3.4 Embedded voltage reference

The parameters given in *Table 26* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.


Table 26. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40 °C < T <sub>A</sub> < +130 °C	1.182	1.212	1.232	V
t <sub>S_vrefint</sub> (1)	ADC sampling time when reading the internal reference voltage	-	4 <sup>(2)</sup>	-	-	μs
t <sub>start_vrefint</sub>	Start time of reference voltage buffer when ADC is enable	-	-	8	12 <sup>(2)</sup>	μs
I <sub>DD</sub> (V <sub>REFINTBUF</sub> )	V <sub>REFINT</sub> buffer consumption from V <sub>DD</sub> when converted by ADC	-	-	12.5	20 <sup>(2)</sup>	μΑ
$\Delta V_{REFINT}$	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V	-	5	7.5 <sup>(2)</sup>	mV
T <sub>Coeff</sub>	Average temperature coefficient	-40°C < T <sub>A</sub> < +130°C	-	30	50 <sup>(2)</sup>	ppm/°C
A <sub>Coeff</sub>	Long term stability	1000 hours, T = 25°C	-	300	1000 <sup>(2)</sup>	ppm
V <sub>DDCoeff</sub>	Average voltage coefficient	3.0 V < V <sub>DD</sub> < 3.6 V	-	250	1200 <sup>(2)</sup>	ppm/V
V <sub>REFINT_DIV1</sub>	1/4 reference voltage		24	25	26	
V <sub>REFINT_DIV2</sub>	1/2 reference voltage	-	49	50	51	% V <sub>REFINT</sub>
V <sub>REFINT_DIV3</sub>	3/4 reference voltage		74	75	76	IXLI IINI

<sup>1.</sup> The shortest sampling time can be determined in the application by multiple iterations.



<sup>2.</sup> Guaranteed by design.



Electrical characteristics STM32L476xx

### 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 21: Current consumption measurement scheme with and without external SMPS power supply.* 

The  $I_{DD\_ALL}$  parameters given in *Table 27* to *Table 49* represent the total MCU consumption including the current supplying  $V_{DD}$ ,  $V_{DD12}$ ,  $V_{DD12}$ ,  $V_{DD02}$ ,  $V_{DD4}$ ,  $V_{LCD}$ ,  $V_{DDUSB}$  and  $V_{BAT}$ .

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f<sub>HCLK</sub> frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0351 reference manual).
- When the peripherals are enabled f<sub>PCLK</sub> = f<sub>HCLK</sub>

The parameters given in *Table 27* to *Table 50* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.

Table 27. Current consumption in Run and Low-power run modes, code with data processing

	:	Unit							{	<u> </u>								<u> </u>	<u>{</u>	
		125 °C	4.76	3.34	2.56	1.95	1.71	1.57	1.44	13.3	12.2	11.1	8.8	6.51	5.30	3.99	1704	1572	1505	1456
		105 °C	3.93	2.72	1.73	1.24	0.98	98.0	0.74	12.5	11.4	10.3	8.0	29'9	4.46	3.16	954	822	992	902
	MAX <sup>(1)</sup>	85 °C	3.51	2.30	1.31	0.89	0.64	0.50	0.38	12.1	11.0	6.6	9.7	5.26	4.05	2.95	219	457	380	331
		55 °C	3.37	2.16	1.17	0.70	0.46	0.33	0.21	11.8	10.7	9.6	2.3	4.97	3.76	2.66	293	265	180	138
FF)		25 °C	3.20	2.01	1.10	0.61	0.37	0.27	0.17	11.22	10.16	80'6	6.91	4.66	3.53	2.41	330	195	110	22
Flash, ARI enable (Cache ON Prefetch OFF)		125 °C	3.58	2.49	1.62	1.18	96.0	0.85	0.75	11.1	10.1	60'6	11.7	5.04	36'8	2.94	826	835	892	723
ON Pre		105 °C	3.23	2.16	1.29	0.85	0.64	0.53	0.43	10.7	69.6	89.8	6.72	4.65	3.61	2.56	592	473	396	360
Cache	ТУР	85 °C	3.05	1.83 1.87 0.98 1.02 0.55 0.59 0.34 0.37 0.23 0.26 0.14 0.17 10.2 10.3 9.24 9.31 8.25 8.32 6.28 6.35 4.24 4.30										2.36	413	293	217	182		
nable		55 °C	2.93											2.24	303	184	108	73		
, ART e		25 °C	2.88											2.19	272	154	82	42		
m Flash		fнсLK	26 MHz	<del>                                     </del>										16 MHz	2 MHz	1 MHz	400 kHz	100 kHz		
unning trom	ditions	Voltage scaling				Range 2							Range 1						Φ	
rur	Condi			Rang fuclk = fuse up to 48MHz included, bypass mode PLL ON above 48 MHz all peripherals disable Rang														fHCLK = fMSI	all peripherals disable	
		Parameter		Supply 44 current in P. Run mode 44 p.													, i d	Supply current in	Low-power	
		Symbol							lpp ALL	(Run)								PDD ALL	(LPRun)	

1. Guaranteed by characterization results, unless otherwise specified.

57/

DS10198 Rev 8 125/270

Table 28. Current consumption in Run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS

	<u>*</u>							{	<u> </u>					
•		125 °C	3.99	3.63	3.27	2.56	1.81	1.43	1.06	0.70	0.51	0.41	0.37	0.32
		105°C	3.85	3.48	3.12	2.42	1.67	1.30	0.92	0.56	0.37	0.28	0.23	0.19
	ΤΥΡ	3° 58	3.77	3.40	3.04	2.34	1.60	1.22	0.85	0.48	0:30	0.20	0.16	0.12
		2° 55	3.70	3.35	2.99	2.28	1.55	1.18	0.81	0.44	0.25	0.16	0.11	0.07
		25 °C	3.67	3.32	2.97	2.26	1.52	1.15	0.79	0.42	0.24	0.15	0.10	90.0
		fнсLK	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz
$(V_{DD12} = 1.10 \text{ V})$	Conditions <sup>(1)</sup>							$\int_{H_{CLK}} = f_{HSE}$ up to 48MHz included, bypass mc	PLL ON above 48 MHz all peripherals disable					
	20000000	רמומוופופו						Supply current in Run						
	Cymphol	93111501						(3110)	IDD_ALL(Ruil)					

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  $V_{DD12} = 1.10 \text{ V}$ 

Table 29. Current consumption in Run and Low-power run modes, code with data processing

		Unit							4	<u> </u>								<	<u> </u>	
		125 °C	4.88	3.78	2.68	2.21	1.88	1.61	1.44	13.10	11.69	11.79	10.36	7.94	6.19	4.97	1819	1637	1527	1472
		105 °C	4.26	3.16	2.06	1.38	1.09	06.0	0.74	12.26	11.06	10.95	9.52	7.10	5.56	4.13	1069	288	222	711
	MAX <sup>(1)</sup>	ე. 98	3.84	2.74	1.64	1.06	6.73	29.0	0.40	11.64	10.65	10.54	8.90	69.9	5.15	3.72	694	512	402	347
		2° 55	3.70	2.60	1.50	0.88	0.55	0.38	0.22	11.35	10.36	10.25	8.76	6.40	4.86	3.43	501	312	202	147
		25 °C	3.47	2.46	1.40	62'0	0.46	08.0	0.17	11.00	26.6	98.6	8.40	6.04	4.60	3.22	435	242	130	98
		125 °C	3.85	2.90	1.89	1.34	1.04	0.89	0.75	11.0	9.92	9.92	8.62	6.40	4.96	3.75	1050	088	778	726
sable		105 °C	3.50	2.57	1.57	1.02	0.72	29.0	0.43	10.6	9.51	9.48	8.17	5.98	4.57	3.35	89	619	414	365
running from Flash, AKI disable	TYP	85 °C	3.31	2.39	1.40	0.85	0.55	0.40	0.27	10.3	9.28	9.22	7.91	5.74	4.36	3.13	503	340	235	186
riasn,		25 °C	3.19	2.28	1.29	0.75	0.45	0:30	0.17	10.1	9.13	9.04	7.72	5.57	4.22	2.99	392	230	126	77
g rrom		25 °C	3.15	2.24	1.26	0.71	0.42	0.27	0.14	10.0	90.6	8.96	7.64	5.49	4.16	2.93	358	197	26	47
running		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
	itions	Voltage scaling		Range 2																
	Condi			f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48MHz included, bypass mode PLL ON above 48 MHz all peripherals disable											fHCLK = fMSI	all peripherals disab				
		Parameter		Supply current in Run mode												Jegi	Supply current in	Low-power	5	
		Symbol		PD ALL (Run) R														IDD ALL	(LPRun)	

1. Guaranteed by characterization results, unless otherwise specified.

Downloaded from Arrow.com.

DS10198 Rev 8 127/270

Table 30. Current consumption in Run modes, code with data processing running from Flash, ART disable and power supplied by external SMPS (Voc. = 1.10 V)

	<u> </u>							{	<u> </u>							
		125 °C	3.95	3.57	3.57	3.10	2.30	1.78	1.35	0.82	0.58	0.45	0.38	0.32		
		105 °C	3.81	3.42	3.41	2.94	2.15	1.64	1.20	0.68	0.44	0.31	0.25	0.19		
	Ϋ́	၁. 98	3.70	3.34	3.31	2.84	2.06	1.57	1.13	09:0	28.0	0.24	0.17	0.12		
,		J. 99	3.63	3.28	3.25	2.78	2.00	1.52	1.07	95.0	0.32	0.19	0.13	0.07		
:		25 °C	3.59	3.26	3.22	2.75	1.97	1.50	1.05	0.54	0.31	0.18	0.12	0.06		
אותת . \		fнсLK	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz		
And alcamic and power applica by exercise and a 10012 and a 1	Conditions <sup>(1)</sup>							H <sub>CLK</sub> = f <sub>HSE</sub> up to 48MHz included, bypass m	PLL ON above 48 MHz all peripherals disable							
	Doromotor	רמומוופופו		Supply current in Run fHo mode PL												
ļ	lodanyo	ogiii o		l <sub>DD_ALL</sub> (Run) Supp												

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  $V_{DD12} = 1.10 \text{ V}$ 



Table 31. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

		Unit							Ā	[								<u> </u>	<u>{</u>	
		125 °C	4.65	3.34	2.36	1.96	1.70	1.57	1.45	13.11	11.80	10.91	8.50	6.19	5.09	4.09	1677	1560	1478	1429
		105 °C	4.02	2.72	1.73	1.23	0.98	0.86	0.74	12.07	10.76	9.87	79.7	5.56	4.26	3.25	927	810	728	629
	MAX <sup>(1)</sup>	85 °C	3.40	2.30	1.32	0.88	0.63	0.50	0.39	11.86	10.55	99.6	7.25	5.15	3.84	2.84	573	435	353	314
		2° 55	3.26	2.16	1.16	0.69	0.45	0.33	0.21	11.57	10.41	9.37	7.11	4.86	3.70	2.55	380	243	160	122
		25 °C	3.18	2.01	1.07	0.59	0.37	0.25	0.15	11.22	10.18	9.08	6.89	4.64	3.52	2.40	300	180	92	55
•		125 °C	3.58	2.50	1.62	1.18	0.96	0.85	0.75	11.1	10.1	9.08	7.11	5.03	3.99	2.94	924	809	734	702
		105 °C	3.23	2.15	1.27	0.84	0.62	0.51	0.41	10.7	9.68	8.67	69.9	4.63	3.59	2.55	562	445	374	339
	ТУР	၁. ૬8	3.05										2.35	384	269	197	163			
		55 °C	2.94	1.83 0.97 0.54 0.33 0.22 0.12 10.2 9.25 8.25 6.26 6.26										2.22	275	162	06	56		
6		25 °C	2.88											2.18	242	130	61	26		
5		fнсLK	26 MHz	<del>                                     </del>										16 MHz	2 MHz	1 MHz	400 kHz	100 kHz		
	ions	Voltage scaling				Range 2							Range 1							
	Conditions			Ran f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48MHz included, bypass mode PLL ON above 48 MHz all peripherals disable														fHCLK = fMSI	FLASH in power-down	
		Parameter		Supply current in Run mode													Sign	Supply current in	low-power	
		Symbol			Si (Run) Rur													lpp ALL	(LPRun)	

1. Guaranteed by characterization results, unless otherwise specified.

DS10198 Rev 8 129/270

Table 32. Current consumption in Run, code with data processing running from SRAM1 and power supplied by external SMPS (V<sub>DD1.2</sub> = 1.10 V)

	<u>:</u>	5						<b>S</b>	<u> </u>						
		125 °C	3.99	3.63	3.26	2.56	1.81	1.43	1.06	0.70	0.51	14.0	28.0	0.32	
		105 °C	3.85	3.48	3.12	2.40	1.66	1.29	0.92	0.55	98.0	0.27	0.22	0.18	
	ТУР	85 °C	3.77	3.40	3.04	2.33	1.59	1.22	0.84	0.48	0.29	0.20	0.15	0.11	
		2° 55	3.70	3.35	2.99	2.28	1.54	1.17	08'0	0.43	0.25	0.16	0.11	90.0	
( a o l		25 °C	3.67	3.33	2.97	2.25	1.52	1.15	0.78	0.42	0.23	0.14	60.0	0.05	
, DD12		fнсLK	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	
order and power supplied by external of 0.0012 - 1:10 4)	Conditions <sup>(1)</sup>	•													
•	Daramotor			DD_ALL(Run) Supply current in Run mode PLL											
	Cympol	Oğumbo.		I <sub>DD_ALL</sub> (Run) Supply											

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.10 V



Table 33. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)

			Condition	ons	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Ν	Reduced code <sup>(1)</sup>	2.9		111	
			Range 2 <sub>LK</sub> = 26 MHz	Coremark	3.1	,	118	
		£ _£	ange = 26	Dhrystone 2.1	3.1	mA	119	μΑ/MHz
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHz	Ra fHCLK	Fibonacci	2.9	,	112	
I <sub>DD_ALL</sub>	Supply current in	included, bypass	Ę.	While(1)	2.8	,	108	
(Run)	Run mode	mode PLL ON above 48 MHz	Z	Reduced code <sup>(1)</sup>	10.2		127	
		all peripherals disable	Range 1 <sub>:LK</sub> = 80 MHz	Coremark	10.9	,	136	
		disable	ange = 80	Dhrystone 2.1	11.0	mA	137	μΑ/MHz
			Ra fHCLK	Fibonacci	10.5		131	
			Ţ	While(1)	9.9		124	
				Reduced code <sup>(1)</sup>	272		136	
	Supply			Coremark	291		145	
I <sub>DD_ALL</sub> (LPRun)	I <sub>DD_ALL</sub> current in (LPRun) Low-power	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2 M all peripherals dis		Dhrystone 2.1	302	μA	151	μΑ/MHz
	run			Fibonacci	269	*	135	
				While(1)	269		135	

<sup>1.</sup> Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Table 34. Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS  $(V_{DD12} = 1.10 \text{ V})$ 

		Co	onditions <sup>(</sup>	1)	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			7Z	Reduced code <sup>(2)</sup>	1.25		48	
			26 MHz	Coremark	1.34		51	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to	= 26	Dhrystone 2.1	1.34		51	
		48 MHz included,	f <sub>HCLK</sub> = 3	Fibonacci	1.25		48	
I <sub>DD_ALL</sub>	Supply current in	bypass mode PLL ON above	f.	While(1)	1.21	mA	46	μΑ/MHz
(Run)	Run mode	48 MHz	Zł.	Reduced code <sup>(2)</sup>	3.67	ША	46	µAVIVII IZ
		all peripherals	80 MHz	Coremark	3.92		49	
		disable	98 =	Dhrystone 2.1	3.95		49	
			fHCLK =	Fibonacci	3.77		47	
			f.	While(1)	3.56		44	



DS10198 Rev 8 131/270

Electrical characteristics STM32L476xx

1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  $V_{DD12}$  = 1.10 V

2. Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

Table 35. Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS  $(V_{DD12} = 1.05 \text{ V})$ 

		Co	onditions <sup>(</sup>	1)	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
		$f_{HCLK} = f_{HSE}$ up to	Z	Reduced code <sup>(2)</sup>	1.14		44	
	Supply	48 MHz included, bypass mode PLL	MHz	Coremark	1.22		47	
I <sub>DD_ALL</sub> (Run)	current in	ON above	26	Dhrystone 2.1	1.22	mA	47	μΑ/MHz
(Rull)	Run mode	48 MHz	<del> </del>	Fibonacci	1.14		44	
		all peripherals disable	fнсск	While(1)	1.10		42	

<sup>1.</sup> All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  $\text{V}_{\text{DD}12}$  = 1.05 V

Table 36. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

			Conditio	ons	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Ŧ	Reduced code <sup>(1)</sup>	3.1		119	
			Range 2 <sub>:LK</sub> = 26 MHz	Coremark	2.9		111	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to	ange = 20	Dhrystone 2.1	2.8	mA	111	μA/MHz
		48 MHz included,	Ra	Fibonacci	2.7		104	
I <sub>DD_ALL</sub>	Supply current in	bypass mode PLL ON above	fH	While(1)	2.6		100	
(Run)	Run mode	48 MHz	1 MHz	Reduced code <sup>(1)</sup>	10.0		125	
		all peripherals	+ Z	Coremark	9.4		117	
		disable	Range ∟K = 80	Dhrystone 2.1	9.1	mA	114	μA/MHz
			Ra	Fibonacci	9.0		112	
			fπ	While(1)	9.3		116	
				Reduced code <sup>(1)</sup>	358		179	
	Supply	f -f -0.MI		Coremark	392		196	
IDD_ALL (I PRun)	I <sub>DD_ALL</sub> current in (LPRun) Low-power	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2 MI   all peripherals disa		Dhrystone 2.1	390	μΑ	195	μA/MHz
(=: :)	run		· <del>-</del>	Fibonacci	385		192	
				While(1)	385		192	

<sup>1.</sup> Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

<sup>2.</sup> Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Table 37. Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS ( $V_{DD12} = 1.10 \text{ V}$ )

		C	onditions <sup>(</sup>	1)	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			77	Reduced code <sup>(2)</sup>	1.34		51	
			26 MHz	Coremark	1.25		48	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to	= 26	Dhrystone 2.1	1.21		46	
		48 MHz included,	fHCLK = 3	Fibonacci	1.16		45	
I <sub>DD_ALL</sub>	Supply current in	bypass mode PLL ON above	fно	While(1)	1.12	mA	43	μΑ/MHz
(Run)	Run mode	48 MHz	42	Reduced code <sup>(2)</sup>	3.59	IIIA	45	µAVIVII IZ
		all peripherals	) MHz	Coremark	3.38		42	
		disable	= 80	Dhrystone 2.1	3.27		41	
			fHCLK =	Fibonacci	3.24		40	
			fнс	While(1)	3.34		42	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V<sub>DD12</sub> = 1.10 V

Table 38. Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS ( $V_{DD12} = 1.05 V$ )

		C	onditions <sup>(</sup>	1)	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to	MHz	Reduced code <sup>(2)</sup>	1.22		47	
	Supply	48 MHz included,		Coremark	1.14		44	
I <sub>DD_ALL</sub> (Run)	current in	bypass mode PLL ON above	= 26	Dhrystone 2.1	1.10	mA	42	μΑ/MHz
(13.17)	Run mode	48 MHz		Fibonacci	1.06		41	
		all peripherals	fнсск	While(1)	1.02	1	39	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V<sub>DD12</sub> = 1.05 V

DS10198 Rev 8 133/270

<sup>2.</sup> Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

<sup>2.</sup> Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Electrical characteristics STM32L476xx

Table 39. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

			Conditio	ons	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			HZ	Reduced code <sup>(1)</sup>	2.9		111	
			Range 2 <sub>LK</sub> = 26 MHz	Coremark	2.9		111	
		$f_{HCLK} = f_{HSE}$ up to	ange = 2(	Dhrystone 2.1	2.9	mA	111	μA/MHz
		48 MHz included,	Ra fHCLK	Fibonacci	2.6		100	
I <sub>DD_ALL</sub>	Supply current in	bypass mode PLL ON above		While(1)	2.6		100	
(Run)	Run mode	48 MHz all	Range 1 <sub>LK</sub> = 80 MHz	Reduced code <sup>(1)</sup>	10.2		127	
		peripherals	~ ≥ - ≥	Coremark	10.4		130	
		disable	ange = 8(	Dhrystone 2.1	10.3	mA	129	μA/MHz
			Ra fHCLK	Fibonacci	9.6		120	
			f,	While(1)	9.3		116	
				Reduced code <sup>(1)</sup>	242		121	
	Supply	f -f -0.MI	-	Coremark	242		121	
I <sub>DD_ALL</sub> (LPRun)	current in Low-power	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2 MH all peripherals disa		Dhrystone 2.1	242	μΑ	121	μΑ/MHz
(=: : : : : : : : : : : : : : : : : : :	run		<del></del>	Fibonacci	225		112	
				While(1)	242		121	

<sup>1.</sup> Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Table 40. Typical current consumption in Run mode, with different codes running from SRAM1 and power supplied by external SMPS ( $V_{DD12} = 1.10 \text{ V}$ )

		Co	nditions <sup>(1)</sup>		TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			MHz	Reduced code <sup>(2)</sup>	1.25		48	
			Ψ	Coremark	1.25		48	
		f - f unto	= 26	Dhrystone 2.1	1.25		48	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHz included,	fHCLK =	Fibonacci	1.12		43	
I <sub>DD_ALL</sub>	Supply current in	bypass mode	fΉ	While(1)	1.12	mA	43	μΑ/MHz
(Run)	Run mode	PLL ON above	77	Reduced code <sup>(2)</sup>	3.67	111/5	46	μΑνίνιι ιΖ
		48 MHz all peripherals disable	80 MHz	Coremark	3.74		47	
			)8 =	Dhrystone 2.1	3.70		46	
			fHCLK :	Fibonacci	3.45		43	
			fнс	While(1)	3.34		42	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V<sub>DD12</sub> = 1.10 V

<sup>2.</sup> Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Table 41. Typical current consumption in Run mode, with different codes running from SRAM1 and power supplied by external SMPS ( $V_{DD12} = 1.05 \text{ V}$ )

		Co	nditions <sup>(1)</sup>		TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to	MHz	Reduced code <sup>(2)</sup>	1.14		44	
	Supply	48 MHz included,		Coremark	1.14		44	
IDD_ALL (Run)	current in	bypass mode PLL ON above	= 26	Dhrystone 2.1	1.14	mA	44	μΑ/MHz
(i tail)	Run mode	48 MHz all	fHCLK "	Fibonacci	1.02		39	
		peripherals disable	F.	While(1)	1.02		39	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V<sub>DD12</sub> = 1.05 V

DS10198 Rev 8 135/270

<sup>2.</sup> Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

		Unit							4	<u>[</u>								<u> </u>	5	
		125 °C	2.40	2.04	1.75	1.60	1.53	1.49	1.44	4.97	4.54	4.21	3.66	3.10	2.77	2.44	1527	1483	1456	1441
		105 °C	1.77	1.32	1.03	0.89	0.82	0.78	0.74	4.13	3.71	3.58	2.83	2.26	1.93	1.60	777	733	902	691
	MAX <sup>(1)</sup>	85 °C	1.36	0.97	0.68	0.54	0.46	0.44	0.39	3.72	3.50	3.17	2.41	1.85	1.52	1.19	402	358	331	322
Flash ON		25 °C	1.14	0.78	0.50	0.36	0.29	0.25	0.21	3.43	3.21	2.88	2.27	1.56	1.23	0.90	202	166	138	128
des, Fla		25 °C	1.012	69.0	0.42	0.28	0.215	0.18	0.15	3.26	2.96	2.65	2.10	1.43	1.11	0.80	130	92	75	65
eep mo		125 °C	1.59	1.27	1.01	0.87	0.81	0.77	0.74	3.73	3.45	3.17	2.67	2.08	1.76	1.45	775	742	718	708
ower si		105 °C	1.25	0.92	0.66	0.53	0.47	0.43	0.41	3.33	3.05	2.77	2.27	1.68	1.37	1.07	412	381	359	348
Low-p	TYP	85 °C	1.07	0.75	0.50	0.37	0.30	0.27	0.24	3.13	2.85	2.58	2.07	1.48	1.17	0.87	233	202	181	171
ep and		25 °C	96.0									0.75	126	94	73	63				
ın Sie		25 °C	0.92	0.61	0.36	0.24	0.18	0.15	0.12	2.96	2.69	2.41	1.88	1.30	1.01	0.71	96	9	43	33
sumption		<sub>ф</sub> нсгк	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
rent con	Conditions	Voltage scaling				Range 2							Range 1						isable	
lable 42. Current consumption in Sleep and Low-power sleep modes,	Conc		fHCLK = fHSE up to 48 MHz included, bypass in mode PLL ON above 48 MHz all peripherals disable											f <sub>HCLK</sub> = f <sub>MSI</sub>	all peripherals d					
		Parameter						Supply	_	sleep							Supply	current in	sleep	mode
		Symbol  DD_ALL (Sleep)											lpp ALL	(LPSleep)						

1. Guaranteed by characterization results, unless otherwise specified.



Table 43. Current consumption in Sleep, Flash ON and power supplied by external SMPS ( $V_{DD12}=1.10\ V)$ 

2	5						8	<u> </u>					
	125 °C	1.34	1.24	1.14	96.0	0.75	0.63	0.52	0.44	0.38	0.35	0.33	0.32
	105 °C	1.20	1.10	1.00	0.82	09'0	0.49	0.38	0.28	0.23	0.20	0.19	0.18
ТҮР	85 °C	1.13	1.02	0.93	0.74	0.53	0.42	0.31	0.22	0.16	0.13	0.12	0.10
	2° 55	1.08	<del>                                     </del>									0.07	90.0
	25 °C (100 1.06 0.97 0.68 0.47 0.36 0.26 0.16							0.10	0.08	90.0	0.05		
	fнсLK	80 MHz	80 MHZ 72 MHZ 64 MHZ 48 MHZ 32 MHZ 24 MHZ 16 MHZ 4 MHZ 4 MHZ									1 MHz	100 kHz
Conditions <sup>(1)</sup>													
rotomore	raiailletei						Stom goals of transport of special	cappy cancer in seep mode,					
Sympo	Sympo						(Gloop)	'DD_ALL(SICCP)					

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  $V_{DD12} = 1.10 \text{ V}$ 

Table 44. Current consumption in Low-power sleep modes, Flash in power-down

	Unit		ΔI.	ξ	
	125 °C	1500	1456	1429	1438
	105°C	750	717	689	688
MAX <sup>(1)</sup>	25°C 55°C 85°C 105°C 125°C 25°C 85°C 105°C 125°C	375	342	314	313
	22 °C	182	149	122	114
	25 °C	115	80	09	20
	125 °C	754	720	869	989
	105 °C	368	362	340	332
Ϋ́	85 °C	217	185	163	155
	2° 55	110	78	25	47
	25 °C	81	50	28	18
	fнсLK	2 MHz	1 MHz	400 kHz	100 kHz
nditions	Voltage scaling			disable	
S	-		fHCLK = fMSI	all peripherals	
	Parameter		Supply current	sleep mode	-
	Symbol		IDD ALL	(LPSleep)	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

DS10198 Rev 8 137/270

Table 45. Current consumption in Stop 2 mode

	<u>*</u>	<b>=</b>				4	ξ											4	<u> </u>							
		125 °C	193	198	203	213	193	199	204	214	193	198	204	214	194	199	204	214	194	199	205	214	-	-	1	-
		105 °C	28	68	91	$95^{(2)}$	88	06	92	96	28	68	92	96	88	06	92	96	88	06	93	26	88	06	92	96
	MAX <sup>(1)</sup>	85 °C	37	38	39	40	38	38	39	40	38	39	40	42	38	39	40	42	38	39	40	42	37	38	39	41
		22 °C	6	10	10	10	10	10	1	1	10	1	1	12	10	1	1	12	10	11	11	12	10	10	1	7
		25 °C	2.7	2.7	2.8	3.0	3.2	3.2	3.3	3.5	3.1	3.2	3.4	3.6	3.3	3.4	3.5	3.7	3.2	3.4	3.6	3.9	3.2	3.3	3.4	3.7
mode		125 °C	22	79.1	81.3	85.1	77.3	79.4	81.6	85.4	77.2	79.2	81.4	85.4	77.4	79.5	81.7	85.5	9'2/2	9.62	81.8	85.6	ı	ı	ı	•
Current consumption in Stop z mode		105 °C	34.7	35.5	36.4	38	35	35.8	36.7	38.3	34.9	35.7	36.7	38.4	35.1	35.9	36.8	38.5	35.3	36	37	38.7	32	35.8	36.7	38.3
Juon III	ΤY	85 °C	14.7	15	15.4	16	15	15.3	15.7	16.1	15	15.4	15.8	16.6	15.1	15.5	15.9	16.7	15.2	15.6	16.1	16.8	14.7	15	15.5	16.2
Insum		22 °C	3.77							4.47	4.04	4.22	4.37	4.65	4.07	4.32	4.43	4.65	4.13	4.33	4.55	4.9	3.99	4.11	4.29	4.57
rent co		25 °C	1.14	1.15						1.75	1.42	1.5	1.64	1.79	1.53	1.62	1.69	1.86	1.5	1.63	1.79	2.04	1.43	1.54	1.67	1.87
4၁. cur		V <sub>DD</sub>	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V
lable	Conditions	•		LCD disabled  LCD enabled <sup>(3)</sup> clocked by LSI								RTC clocked by LSI,	LCD disabled			RTC clocked by LSI,	LCD enabled <sup>(3)</sup>			RTC clocked by LSE	32768Hz,LCD disabled		RTC clocked by LSE	quartz <sup>(4)</sup>	in low drive mode,	
	Daramotor			Supply current in Stop 2 mode, RTC disabled														Supply current in	RTC enabled							
	Cympol	lpD_ALL (Stop 2)															DD_ALL									



Table 45. Current consumption in Stop 2 mode (continued)

± 2 -	5		¥ E					
	125 °C							
	105 °C							
MAX <sup>(1)</sup>	85 °C		1					
	22°C							
	25 °C							
	125 °C		ı	1				
	V <sub>DD</sub> 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	-	ı					
ТУР	85 °C							
	22°C	ı						
	V <sub>DD</sub> 25 °C         3 ∨       1.9         3 ∨       2.24         3 ∨       2.24         3 ∨       2.24							
	V <sub>DD</sub>	3 V						
Conditions	•	Wakeup clock is MSI = 48 MHz, voltage Range 1. See <sup>(5)</sup> .	Wakeup clock is MSI = 4 MHz, voltage Range 2. See <sup>(5)</sup> .	Wakeup clock is HSI16 = 16 MHz, voltage Range 1. See <sup>(5)</sup> .				
200000000			Supply current during wakeup from Stop 2 mode					
Cymphol	9		lpp_ALL (wakeup from Stop 2)					

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

LCD enabled with external voltage source. Consumption from VLCD excluded. Refer to LCD controller characteristics for IVLCD.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. 4.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings.

47/

DS10198 Rev 8

139/270

Table 46. Current consumption in Stop 1 mode

Ī	2					٥	<u> </u>											4	ξ							
-		125 °C	1093	1098	1105	1118	1153	1158	1163	1178	1098	1103	1110	1123	1168	1175	1185	1200	1100	1108	1115	1128	ı	ı	ı	-
		105 °C	520	523	525	530	548	220	553	258	523	525	530	535	258	563	265	573	525	528	530	538	521	523	526	531
	MAX <sup>(1)</sup>	85 °C	232	232	233	235	243	244	244	247	233	234	236	238	248	249	250	255	234	236	238	240	233	233	234	235
		J. 99	85	62	62	63	69	64	64	9	63	63	64	64	92	99	29	29	63	63	64	92	63	69	63	64
		25 °C	16	17	17	17	18	18	18	18	17	18	18	18	18	18	18	19	17	18	18	20	17	17	18	18
and		125 °C	437	439	442	447	461	463	465	471	439	441	444	449	467	470	474	480	440	443	446	451	ı	-	ı	
וווו לכ		105 °C	208	209	210	212	219	220	221	223	209	210	212	214	223	225	226	229	210	211	212	215	208.3	209.3	210.3	212.3
ာင္ III II	ΤΥ	J. 58	2.26	92.9	93.3	93.8	2.79	97.5	7.76	2.86	93.1	93.7	94.2	95.2	0.66	9.66	100.0	102.0	93.4	94.2	0.36	96.1	93.0	93.2	93.6	94.1
umprio		22 °C	24.7						26.1	25.0	25.2	25.4	25.7	26.1	26.3	26.6	26.9	25.2	25.3	25.7	26.0	25.0	25.1	25.2	25.4	
		25 °C	6.59								6.88	7.02	7.12	7.25	7.01	7.14	7.31	7.41	6.91	7.04	7.19	7.97	6.85	6.94	7.10	7.34
		αα <sub>Λ</sub>	1.8 V	2.4 V	3 8	3.6 V	1.8 V	2.4 V	3 8	3.6 V	1.8 V	2.4 V	3 8	3.6 V	1.8 V	2.4 V	3 8	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 8	3.6 V
lable 40. Cullent consumption in Stop 1 mode	Conditions			CD	disabled		CD	enabled <sup>(2)</sup>	clocked by	<u>N</u>		CD	disabled			ГСО	enabled <sup>(2)</sup>			CD	disabled			CD	disabled	
	Con													RTC clocked by	ISI					KIC clocked by	at 32768 Hz			KIC clocked by	low drive mode	
	20,000	raiailletei			Supplycurrent	in Stop 1	mode,	KIC disabled									Supplycurrent			KIC enabled						
	Cympol	Symbol	lop_all (Stop 1)															PDD_ALL	RTC)							



Table 46. Current consumption in Stop 1 mode (continued)

±	<u> </u>		E A								
	125 °C										
	V <sub>DD</sub> 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C										
MAX <sup>(1)</sup>	85 °C		1								
	22 °C										
	25 °C		<u> </u>								
	125 °C	1	1	ı							
	105 °C										
ТҮР	3° 58	1	1	1							
	J. 99	1 1									
	25 °C	1.47	1.7	1.62							
	αα <sub>Λ</sub>	Λε	3 V	3 V							
Conditions	•	3I = 48 MHz,	SI = 4 MHz,								
Cor		Wakeup clock MSI = 48 MHz, voltage Range 1. See <sup>(4)</sup> .	Supply current Wakeup clock MSI = 4 MHz, during voltage Range 2.	Wakeup clock HSI16 = 16 MHz, voltage Range 1. See <sup>(4)</sup> .							
Daramotor			Supply current during wakeup from								
Cympo	5		Supply capely (and the stope) of the stope of the stope) of the stope) of the stope of the s								

. Guaranteed by characterization results, unless otherwise specified.

LCD enabled with external voltage source. Consumption from VLCD excluded. Refer to LCD controller characteristics for IVLCD.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. က် Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings.

57/

DS10198 Rev 8 141/270

Table 47. Current consumption in Stop 0 mode

- init			Δ.	5				
	125 °C	1461	1468	1476	1488			
	25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	822	822	783	791 <sup>(2)</sup>			
MAX <sup>(1)</sup>	ე. 98	426	431	433	438			
	J. 29	213	218	221	226			
	25 °C	153	158	161	166			
	125 °C	631	634	289	642			
	105 °C	326	358	360	363			
TYP	2° €8	217	219	220	222			
	2° 55	132	134	135	137			
	25 °C	108	110	111	113			
Conditions	V <sub>DD</sub>	1.8 V	2.4 V	3 V	3.6 V			
Doromotor	raiailletei	Supply current in Stop 0 mode,						
Cympol	Symbol		lpp ALL	(Stop 0)				

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

able 48. Current consumption in Standby mode

	i i	5	пА					Ą.							٩ -											
		125 °C	26838	31128	35728	43748	ı	ı	ı	ı	27537	31986	36815	45184	ı		ı	ı	ı	ı	ı		ı	ı		ı
	MAX <sup>(1)</sup>	105 °C	10365	12070	13973	17320 (2)	1	1	ı	ı	10867	12694	14729	18275	ı	-	ı	1	ı	ı	ı			ı	ı	ı
		3° 58	3850	4488	5185	6520	ı	ı	1	1	4250	4986	5815	7294	1	ı	ı	ı	ı	ı	ı	ı	ı	1	1	1
		2° 55	888	1018	1215	1545			ı	ı	1207	1436	1727	2176	ı	-	ı		1	1	1			ı		
		25 °C	176	223	263	383	-	-	-	-	491	614	770	1012	-	-	ı	-	-	-	1	-	-	-		-
mode		125 °C	10735	12451	14291	17499	1	1	1	1	11318	13166	15197	18696	1	-	ı	1	11009	12869	14915	18221	11908	13689	15598	17947
andby		105 °C	4146	4828	5589	6928	ı	ı	1	ı	4564	5348	6219	7724	1	-	ı	ı	4402	5202	6095	7470	4479	5236	6103	7551
on in St	TYP	3° 58	1540	1795	2074	2608			1	1	1873	2210	2599	3253	1	-	ı		1747	2108	2531	3115	1862	2193	2589	3235
sumpti		22 °C	322	407	486	618	ı	ı			621	756	913	1144		-	ı	ı	527	671	853	1111	640	962	961	1226
nt con		25 °C	114	138	150	198	317	391	438	999	377	464	572	722	456	222	663	885	289	396	528	710	416	514	652	821
. Curre		V <sub>DD</sub>	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V
Table 48. Current consumption in Standby mode	Conditions	•	no independent watchdog with independent watchdog								RTC clocked by LSI, no independent watchdog RTC clocked by LSI, with independent watchdog					independent watchdog		RTC clocked by LSE bypassed at 32768Hz					RTC clocked by LSE quartz <sup>(3)</sup> in low drive mode			
	Parameter	Supply current in Standby mode (backup registers retained), RTC disabled						Supply current in Standby mode (backup registers retained), RTC enabled																		
	Sympo	Ó	PD_ALL I						I <sub>DD_ALL</sub> (Standby with RTC)																	

5//

DS10198 Rev 8 143/270

Table 48. Current consumption in Standby mode (continued)

	Unit			4	<u> </u>	mA			
			28033	28115	28333	28350			
		V <sub>DD</sub> 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	12980	13033	13053	13075			
(1)	MAX	3° 58	2233	2758	29/2	2220	1		
		2° 55	1603	1613	1618	1620			
		25 °C	889	293	293	262			
		125 °C	11213	11246	11333	11327	-		
		105 °C	5192	5213	5221	5200	-		
!!!	ТУР	3° 58	2293	2303	2306	2308	1		
		J. 99	641	645	647	646	-		
		25 °C	235	237	236	235	1.7		
		V <sub>DD</sub>	1.8 V	2.4 V	3 V	3.6 V	3 V		
•	Conditions	•		•	ı		Wakeup clock is MSI = 4 MHz. See <sup>(5)</sup> .		
	Parameter		Supply current	to be added in	when SRAM2	Supply current during wakeup from Standby mode			
	Symbol	5		lpp_ALL,	(SRAM2) <sup>(4)</sup>		l <sub>DD_ALL</sub> (wakeup from Standby)		

Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. <u>რ</u> The supply current in Standby with SRAM2 mode is: IpD\_ALL(Standby) + IpD\_ALL(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IpD\_ALL(Standby + IpD\_ALL(SRAM2). 4.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings. Ö.

Table 49. Current consumption in Shutdown mode

<u> </u>	5		ΑΠ							
	125 °C	22733	26183	30205	37965					
	105 °C	8125	9495	11153	14223 37965					
MAX <sup>(1)</sup>	V <sub>DD</sub> 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	2775	3275	3885	5103					
	22 °C	485	293	733	1050					
	25 °C	22	111	160	280					
	125 °C	6063	10473	12082	5689 15186					
	J. 901	3250	3798	4461	6899					
TYP	ე。 98	1110	1310	1554	2041					
	J. 99	194	237	293	420					
	25 °C	1.8 V 29.8	2.4 V 44.3	64.1	3.6 V 112					
	ααΛ	1.8 V	2.4 V	3 V	3.6 V					
Conditions	•			1						
Darameter		Supply current	in Shutdown	(backup	registers retained) RTC disabled					
Symbol	6			PDD ALL						



Table 49. Current consumption in Shutdown mode (continued)

Unit					2	<u> </u>				mA
	125 °C	1	ı	ı	ı	ı	ı	ı	ı	,
	85 °C 105 °C 125 °C	-	ı	ı	ı	ı	ı	ı	ı	1
MAX <sup>(1)</sup>		1	1	ı	1	1	1	1	1	ı
	22 °C	1	ı	1	ı	ı	ı	ı	ı	ı
	25 °C	1	ı	ı		ı	ı	1		ı
	105 °C 125 °C 25 °C	9357	10825	12569	15706	ı	ı	ı	ı	
	105°C	3437	4056	4820	6158	3460	4064	4795	6129	
TYP	85 °C	1299	1577	1925	2511	1408	1688	2025	2619	1
	2° 55	378	499	929	888	499	634	791	1040	1
	25 °C	210	303	422	584	329	431	554	729	9.0
	V <sub>DD</sub>	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	3 V
Conditions	•		RTC clocked by LSE	bypassed at 32768 Hz			RTC clocked by LSE	mode	Wakeup clock is MSI = 4 MHz. See <sup>(3)</sup> .	
Daramotor	Parameter Supply current in Shutdown mode (backup registers retained) RTC enabled							Supply current during wakeup from Shutdown mode		
Symbol	Symbol    DD_ALL (Shutdown with RTC)								IDD_ALL (wakeup from Shutdown)	

1. Guaranteed by characterization results, unless otherwise specified.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

5//

DS10198 Rev 8 145/270

Table 50. Current consumption in VBAT mode

	ini.							2	<u> </u>					
		125 °C	4158	4710	5368	6220	1	1		-	-	-	-	-
		105 °C	1468	1683	1938	2298	ı	1	ı	1	1	1	1	
	MAX <sup>(1)</sup>	85 °C	490	265	099	808	ı	ı		1	1	1	1	-
		ე. 99	23	06	106	144	ı	ı		ı	ı	ı	ı	1
		25 °C	10.8	13.2	15.5	25.8	ı	ı		ı	ı	ı	ı	1
2		125 °C	1663	1884	2147	2488	ı	ı		ı	1978	2289	2656	3115
-		105 °C	289	673	222	919	729	901	1075	1299	915	1091	1301	1571
	ТҮР	85 °C	196	226	264	323	367	486	602	752	521	639	784	971
		J. 99	59	36	42	28	201	295	412	258	344	436	549	692
		25 °C	4	5.27	9	10	183	268	376	208	302	388	494	630
		VBAT	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V
	Conditions	-		Patronic OTO	o disabled			RTC enabled and	bypassed at 32768 Hz			RTC enabled and	quartz <sup>(2)</sup>	
	Parameter							Backup domain	supply current			<u> </u>		
	lodmyS							! 	'DD_VBAT					

1. Guaranteed by characterization results, unless otherwise specified.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. ς.



#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 70: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

#### Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 51: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{\text{SW}}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

V<sub>DDIOx</sub> is the I/O supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_{S}$ 

C<sub>S</sub> is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



DS10198 Rev 8 147/270

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 51*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
  - when the peripheral is clocked on
  - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in *Table 20: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in *Table 51*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 51. Peripheral current consumption

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus Matrix <sup>(1)</sup>	4.5	3.7	4.1	
	ADC independent clock domain	0.4	0.1	0.2	
	ADC AHB clock domain	5.5	4.7	5.5	
	CRC	0.4	0.2	0.3	
	DMA1	1.4	1.3	1.4	
	DMA2	1.5	1.3	1.4	
	FLASH	6.2	5.2	5.8	
	FMC	8.9	7.5	8.4	
	GPIOA <sup>(2)</sup>	4.8	3.8	4.4	
	GPIOB <sup>(2)</sup>	4.8	4.0	4.6	
	GPIOC <sup>(2)</sup>	4.5	3.8	4.3	
AHB	GPIOD <sup>(2)</sup>	4.6	3.9	4.4	μΑ/MHz
711111111111111111111111111111111111111	GPIOE <sup>(2)</sup>	5.2	4.5	4.9	μ, νινιι ιΖ
	GPIOF <sup>(2)</sup>	5.9	4.9	5.7	
	GPIOG <sup>(2)</sup>	4.3	3.8	4.2	
	GPIOH <sup>(2)</sup>	0.7	0.6	0.8	
	OTG_FS independent clock domain	23.2	N/A	N/A	
	OTG_FS AHB clock domain	16.4	N/A	N/A	
	QUADSPI	7.8	6.7	7.3	
	RNG independent clock domain	2.2	N/A	N/A	
	RNG AHB clock domain	0.6	N/A	N/A	
	SRAM1	0.9	0.8	0.9	



Table 51. Peripheral current consumption (continued)

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	SRAM2	1.6	1.4	1.6	
AHB	TSC	1.8	1.4	1.6	μΑ/MHz
	All AHB Peripherals	118.5	77.3	87.6	
	AHB to APB1 bridge <sup>(3)</sup>	0.9	0.7	0.9	
	CAN1	4.6	4.0	4.4	
	DAC1	2.4	1.9	2.2	
	I2C1 independent clock domain	3.7	3.1	3.2	
	I2C1 APB clock domain	1.3	1.1	1.5	
	I2C2 independent clock domain	3.7	3.0	3.2	
	I2C2 APB clock domain	1.4	1.1	1.5	
	I2C3 independent clock domain	2.9	2.3	2.5	
	I2C3 APB clock domain	0.9	0.9	1.1	_
	LCD	1.0	0.8	0.9	
	LPUART1 independent clock domain	2.1	1.6	2.0	
	LPUART1 APB clock domain	0.6	0.6	0.6	
	LPTIM1 independent clock domain	3.3	2.6	2.9	
A DD4	LPTIM1 APB clock domain	0.9	0.8	1.0	0 /0 41 1—
APB1	LPTIM2 independent clock domain	3.1	2.7	2.9	μA/MHz
	LPTIM2 APB clock domain	0.8	0.6	0.7	
	OPAMP	0.4	0.4	0.3	
	PWR	0.5	0.5	0.4	
	SPI2	1.8	1.6	1.6	
	SPI3	2.1	1.7	1.8	
	SWPMI1 independent clock domain	2.3	1.8	2.2	
	SWPMI1 APB clock domain	1.1	1.1	1.0	
	TIM2	6.8	5.7	6.3	
	TIM3	5.4	4.6	5.0	
	TIM4	5.2	4.4	4.9	
	TIM5	6.5	5.5	6.1	
	TIM6	1.1			1
	TIM7	1.1	0.9	1.0	



DS10198 Rev 8 149/270

Table 51. Peripheral current consumption (continued)

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	USART2 independent clock domain	4.1	3.6	3.8	
	USART2 APB clock domain	1.4	1.1	1.5	
	USART3 independent clock domain	4.7	4.1	4.2	
	USART3 APB clock domain	1.5	1.3	1.7	
APB1	UART4 independent clock domain	3.9	3.2	3.5	
	UART4 APB clock domain	1.5	1.3	1.6	
	UART5 independent clock domain	3.9	3.2	3.5	
	UART5 APB clock domain	1.3	1.2	1.4	
	WWDG	0.5	0.5	0.5	
	All APB1 on	84.2	70.7	80.2	
	AHB to APB2 bridge <sup>(4)</sup>	1.0	0.9	0.9	
	DFSDM1	5.6	4.6	5.3	
	FW	0.7	0.5	0.7	
	SAI1 independent clock domain	2.6	2.1	2.3	
	SAI1 APB clock domain	2.1	1.8	2.0	μΑ/MHz
	SAI2 independent clock domain	3.3	2.7	3.0	
	SAI2 APB clock domain	2.4	2.1	2.2	
	SDMMC1 independent clock domain	4.7	3.9	4.2	
	SDMMC1 APB clock domain	2.5	1.9	2.1	
APB2	SPI1	2.0	1.6	1.9	
	SYSCFG/VREFBUF/COMP	0.6	0.4	0.5	
	TIM1	8.3	6.9	7.9	
	TIM8	8.6	7.1	8.1	
	TIM15	4.1	3.4	3.9	
	TIM16	3.0	2.5	2.9	
	TIM17	3.0	2.4	2.9	
	USART1 independent clock domain	4.9	4.0	4.4	
	USART1 APB clock domain	1.5	1.3	1.7	
	All APB2 on	56.8	43.3	48.2	
	ALL	256.8	189.6	215.5	



- 1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).
- 2. The GPIOx (x= A...H) dynamic current consumption is approximately divided by a factor two versus this table values when the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx\_LCKR register. In order to save the full GPIOx current consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).
- 3. The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.
- 4. The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.

The consumption for the peripherals when using SMPS can be found using STM32CubeMX PCC tool.

# 6.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 52* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 52. Low-power mode wakeup timings<sup>(1)</sup>

Symbol	Parameter		Conditions	Тур	Max	Unit	
twusleep	Wakeup time from Sleep mode to Run mode		-	6	6	Nb of	
t <sub>WULPSLEEP</sub>	Wakeup time from Low- power sleep mode to Low- power run mode	low-power sleep	with Flash in power-down during mode (SLEEP_PD=1 in nd with clock MSI = 2 MHz	6	9.3	CPU cycles	
		Pango 1	Wakeup clock MSI = 48 MHz	5.6	10.9		
	·	Wakeup clock HSI16 = 16 MHz	4.7	10.4			
	Wake up time from Stop 0 mode to Run mode in Flash		Wakeup clock MSI = 24 MHz	5.7	11.1		
		Range 2					
			Wakeup clock MSI = 4 MHz	6.6	14.2	110	
t <sub>WUSTOP0</sub>		Pango 1	Wakeup clock MSI = 48 MHz	0.7	2.05	μs	
	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	1.7	2.8		
	mode to Run mode in		Wakeup clock MSI = 24 MHz	0.8	2.72		
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	1.7	2.8		
			Wakeup clock MSI = 4 MHz	2.4	11.32		

Table 52. Low-power mode wakeup timings<sup>(1)</sup> (continued)

Symbol	Parameter		Conditions	Тур	Max	Unit	
		Dance 4	Wakeup clock MSI = 48 MHz	6.2	10.2		
		Range 1	Wakeup clock HSI16 = 16 MHz	6.3	8.99		
	Wake up time from Stop 1 mode to Run mode in Flash		Wakeup clock MSI = 24 MHz	6.3	10.46		
		Range 2	Wakeup clock HSI16 = 16 MHz	6.3	8.87		
			Wakeup clock MSI = 4 MHz	8.0	13.23		
		Dange 1	Wakeup clock MSI = 48 MHz	4.5	5.78		
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	5.5	7.1		
t <sub>WUSTOP1</sub>	mode to Run mode in		Wakeup clock MSI = 24 MHz	5.0	6.5	μs	
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	5.5	7.1		
			Wakeup clock MSI = 4 MHz	8.2	13.5		
	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power	Wakeup clock MSI = 2 MHz	12.7	20		
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	Wakeup clock ivioi – 2 ivinz	10.7	21.5		
		Pango 1	Wakeup clock MSI = 48 MHz	8.0	9.4	_	
		Range 1	Wakeup clock HSI16 = 16 MHz	7.3	9.3		
	Wake up time from Stop 2 mode to Run mode in Flash		Wakeup clock MSI = 24 MHz		9.9		
		Range 2	Wakeup clock HSI16 = 16 MHz	7.3	9.3	7	
			Wakeup clock MSI = 4 MHz	10.6	15.8	0	
t <sub>WUSTOP2</sub>		Range 1	Wakeup clock MSI = 48 MHz	5.1	6.7	μs	
	Wake up time from Stop 2	Range	Wakeup clock HSI16 = 16 MHz	5.7	8		
	mode to Run mode in		Wakeup clock MSI = 24 MHz	5.5	6.65		
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	5.7	7.53		
			Wakeup clock MSI = 4 MHz	8.2	16.6		
+	Wakeup time from Standby	Range 1	Wakeup clock MSI = 8 MHz	14.3	20.8	μs	
mode to Run mode		Trange i	Wakeup clock MSI = 4 MHz	20.1	35.5	μδ	
t <sub>WUSTBY</sub>	Wakeup time from Standby	Range 1	Wakeup clock MSI = 8 MHz	14.3	24.3	μs	
SRAM2	with SRAM2 to Run mode	Trange 1	Wakeup clock MSI = 4 MHz	20.1	38.5		
twushdn	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock MSI = 4 MHz	256	330.6	μs	

<sup>1.</sup> Guaranteed by characterization results.

	rabio ou regulator me	ace transition times			
Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>WULPRUN</sub>	Wakeup time from Low-power run mode to Run mode <sup>(2)</sup>	Code run with MSI 2 MHz	5	7	ue
t <sub>VOST</sub>	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 <sup>(3)</sup>	Code run with MSI 24 MHz	20	40	μs

Table 53. Regulator modes transition times<sup>(1)</sup>

- 1. Guaranteed by characterization results.
- 2. Time until REGLPF flag is cleared in PWR\_SR2.
- 3. Time until VOSF flag is cleared in PWR\_SR2.

Table 54. Wakeup time using USART/LPUART<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
	Wakeup time needed to calculate the	Stop 0 mode	-	1.7	
twuusart twulpuart	maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 1 mode and Stop 2 mode	-	8.5	μs

<sup>1.</sup> Guaranteed by design.

#### 6.3.7 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 23: High-speed external clock source AC timing diagram*.

Table 55. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz	
f <sub>HSE_ext</sub>	Oser external clock source frequency	Voltage scaling Range 2	-	8	26	IVII IZ	
V <sub>HSEH</sub>	OSC_IN input pin high level voltage	-	0.7 V <sub>DDIOx</sub>	-	$V_{DDIOx}$	V	
V <sub>HSEL</sub>	OSC_IN input pin low level voltage	-	$V_{SS}$	-	0.3 V <sub>DDIOx</sub>	٧	
t <sub>w(HSEH)</sub>	OSC IN high or low time	Voltage scaling Range 1	7	-	-		
t <sub>w(HSEL)</sub>	OSC_IN HIGH OF IOW LITTLE	Voltage scaling Range 2	18	-	-	ns	

<sup>1.</sup> Guaranteed by design.



DS10198 Rev 8 153/270




Figure 23. High-speed external clock source AC timing diagram

### Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in Figure 24.

	Table of Lett open external accident characteristics										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
f <sub>LSE_ext</sub>	User external clock source frequency	-	-	32.768	1000	kHz					
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage	-	0.7 V <sub>DDIOx</sub>	-	$V_{DDIOx}$	V					
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	$V_{SS}$	-	0.3 V <sub>DDIOx</sub>	V					
t <sub>w(LSEL)</sub>	OSC32_IN high or low time	-	250	-	-	ns					

Table 56. Low-speed external user clock characteristics<sup>(1)</sup>

<sup>1.</sup> Guaranteed by design.



#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in Table 57. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions<sup>(2)</sup> Max **Symbol** Min Unit **Parameter** Typ Oscillator frequency 4 8 48 MHz fosc in 200  $R_{F}$ Feedback resistor \_ kΩ During startup<sup>(3)</sup> 5.5  $V_{DD} = 3 V$  $Rm = 30 \Omega$ , 0.44 CL = 10 pF@8 MHz  $V_{DD} = 3 V$  $Rm = 45 \Omega$ , 0.45 CL = 10 pF@8 MHz  $V_{DD} = 3 V$ HSE current consumption mΑ IDD(HSE)  $Rm = 30 \Omega$ 0.68 CL = 5 pF@48 MHz  $V_{DD} = 3 V$  $Rm = 30 \Omega$ . 0.94 CL = 10 pF@48 MHz  $V_{DD} = 3 V$  $Rm = 30 \Omega$ 1.77 CL = 20 pF@48 MHz Maximum critical crystal  $\mathsf{G}_\mathsf{m}$ mA/V Startup 1.5 transconductance t<sub>SU(HSE)</sub>(4) V<sub>DD</sub> is stabilized Startup time 2 ms

Table 57. HSE oscillator characteristics<sup>(1)</sup>

For C<sub>L1</sub> and C<sub>L2</sub>, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 25).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .



DS10198 Rev 8 155/270

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> Resonator characteristics given by the crystal/ceramic resonator manufacturer.

This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time

 $t_{SU(HSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 25. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 58*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions(2) Unit **Symbol Parameter** Min Тур Max LSEDRV[1:0] = 00 250 Low drive capability LSEDRV[1:0] = 01 315 Medium low drive capability LSE current consumption nΑ I<sub>DD(LSE)</sub> LSEDRV[1:0] = 10 500 Medium high drive capability LSEDRV[1:0] = 11 630 High drive capability LSEDRV[1:0] = 00 0.5 Low drive capability LSEDRV[1:0] = 01 0.75 Medium low drive capability Maximum critical crystal  $\mathsf{Gm}_{\mathsf{critmax}}$ μΑ/V am LSEDRV[1:0] = 10 1.7 Medium high drive capability

LSEDRV[1:0] = 11

V<sub>DD</sub> is stabilized

High drive capability

Table 58. LSE oscillator characteristics  $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ 

156/270 DS10198 Rev 8



s

2.7

2

 $t_{SU(LSE)}^{(3)}$ 

Startup time

- 1. Guaranteed by design.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- $t_{SU(LSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator with integrated capacitors  $C_{\text{L1}}$ OSC32\_IN Drive 32.768 kHz programmable resonator amplifier OSC32\_OUT  $C_{L2}$ 

Figure 26. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

DS10198 Rev 8 157/270

#### 6.3.8 Internal clock source characteristics

The parameters given in *Table 59* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*. The provided curves are characterization results, not tested in production.

# High-speed internal (HSI16) RC oscillator

Table 59. HSI16 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI16</sub>	HSI16 Frequency	V <sub>DD</sub> =3.0 V, T <sub>A</sub> =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
	Trotto user tillilling step	Trimming code is a multiple of 64	-4	-6	-8	%
DuCy(HSI16) <sup>(2)</sup>	Duty Cycle	-	45	-	55	%
A (LICIAC)	HSI16 oscillator frequency	T <sub>A</sub> = 0 to 85 °C	-1	-	1	%
$\Delta_{Temp}(HSI16)$	drift over temperature	T <sub>A</sub> = -40 to 125 °C	-2	-	1.5	%
Δ <sub>VDD</sub> (HSI16)	HSI16 oscillator frequency drift over V <sub>DD</sub>	V <sub>DD</sub> =1.62 V to 3.6 V	-0.1	-	0.05	%
t <sub>su</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t <sub>stab</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator stabilization time	-	-	3	5	μs
I <sub>DD</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator power consumption	-	-	155	190	μΑ

<sup>1.</sup> Guaranteed by characterization results.

577

<sup>2.</sup> Guaranteed by design.




Figure 27. HSI16 frequency versus temperature

# Multi-speed internal (MSI) RC oscillator

Table 60. MSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
			Range 0	99	100	101	
			Range 1	198	200	202	kHz
			Range 2	396	400	404	- KHZ
			Range 3	792	800	808	
			Range 4	0.99	1	1.01	
		MSI mode	Range 5	1.98	2	2.02	
		IVISI Mode	Range 6	3.96	4	4.04	
			Range 7	7.92	8	8.08	MHz
			Range 8	15.8	16	16.16	IVIIIZ
			Range 9	23.8	24	24.4	
	MSI frequency		Range 10	31.7	32	32.32	
£	after factory calibration, done		Range 11	47.5	48	48.48	
f <sub>MSI</sub>	at $V_{DD}$ =3 V and $T_A$ =30 °C		Range 0	-	98.304	-	
			Range 1	-	196.608	-	- kHz
			Range 2	-	393.216	-	
			Range 3	-	786.432	-	
			Range 4	-	1.016	-	
		PLL mode XTAL=	Range 5	-	1.999	-	
		32.768 kHz	Range 6	-	3.998	-	
			Range 7	-	7.995	-	MHz
			Range 8	-	15.991	-	IVIITIZ
			Range 9	-	23.986	-	
			Range 10	-	32.014	-	
			Range 11	-	48.005	-	
(1.10.1)(2)	MSI oscillator		T <sub>A</sub> = -0 to 85 °C	-3.5	-	3	٥,
$\Delta_{TEMP}(MSI)^{(2)}$	frequency drift over temperature	MSI mode	T <sub>A</sub> = -40 to 125 °C	-8	-	6	%



Table 60. MSI oscillator characteristics<sup>(1)</sup> (continued)

Symbol	Parameter		Conditions		Min	Тур	Max	Unit	
			D 0 to 0	V <sub>DD</sub> =1.62 V to 3.6 V	-1.2	-	0.5		
			Range 0 to 3	V <sub>DD</sub> =2.4 V to 3.6 V	-0.5	-	0.5		
$\Delta_{VDD}(MSI)^{(2)}$	MSI oscillator frequency drift	MSI mode	Range 4 to 7	V <sub>DD</sub> =1.62 V to 3.6 V	-2.5	-	0.7	%	
	over V <sub>DD</sub> (reference is 3 V)	WSI Mode	Range 4 to 7	V <sub>DD</sub> =2.4 V to 3.6 V	-0.8	-	0.7	/0	
			Range 8 to 11	V <sub>DD</sub> =1.62 V to 3.6 V	-5	-	1		
			Range o to 11	V <sub>DD</sub> =2.4 V to 3.6 V	-1.6	-			
ΔF <sub>SAMPLING</sub>	Frequency		T <sub>A</sub> = -40 to 85 °C		-	1	2		
ΔF <sub>SAMPLING</sub> (MSI) <sup>(2)(6)</sup>	variation in sampling mode <sup>(3)</sup>	MSI mode	MSI mode $T_A = -40 \text{ to } 125 ^\circ$		-	2	4	%	
P_USB	Period jitter for USB clock <sup>(4)</sup>	Period jitter for	PLL mode	for next transition	-	-	-	3.458	ns
Jitter(MSI) <sup>(6)</sup>		Range 11	for paired transition	-	-	-	3.916	113	
MT_USB		PLL mode	for next transition	-	-	-	2	ns	
Jitter(MSI) <sup>(6)</sup>	for USB clock <sup>(5)</sup>	Range 11	for paired transition	-	-	-	1	113	
CC jitter(MSI) <sup>(6)</sup>	RMS cycle-to- cycle jitter	PLL mode R	ange 11	-	-	60	-	ps	
P jitter(MSI) <sup>(6)</sup>	RMS Period jitter	PLL mode R	ange 11	-	-	50	-	ps	
		Range 0		-	-	10	20		
		Range 1		-	-	5	10		
t <sub>SU</sub> (MSI) <sup>(6)</sup>	MSI oscillator	Range 2		-	-	4	8		
ISU(IVISI).	start-up time	Range 3		-	-	3	7	us	
		Range 4 to 7	7	-	-	3	6		
		Range 8 to 1	11	-	-	2.5	6		
			10 % of final frequency	-	-	0.25	0.5		
t <sub>STAB</sub> (MSI) <sup>(6)</sup>	MSI oscillator stabilization time		5 % of final frequency	-	-	0.5	1.25	ms	
				1 % of final frequency	-	-	-	2.5	



DS10198 Rev 8 161/270

Table 60. MSI oscillator characteristics<sup>(1)</sup> (continued)

Symbol	Parameter		Conditions		Min	Тур	Max	Unit		
					Range 0	-	-	0.6	1	
			Range 1	-	-	0.8	1.2			
			Range 2	-	-	1.2	1.7			
			Range 3	-	-	1.9	2.5			
	MSI oscillator power consumption	MSI and PLL mode	Range 4	-	-	4.7	6	- - μΑ -		
(MCI)(6)			Range 5	-	-	6.5	9			
I <sub>DD</sub> (MSI) <sup>(6)</sup>			Range 6	-	-	11	15			
			Range 7	-	-	18.5	25			
			Range 8	-	-	62	80			
			Range 9	-	-	85	110			
			Range 10	-	-	110	130			
			Range 11	-	-	155	190			

- 1. Guaranteed by characterization results.
- 2. This is a deviation for an individual part once the initial frequency has been measured.
- 3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.
- Average period of MSI @48 MHz is compared to a real 48 MHz clock over 28 cycles. It includes frequency tolerance + jitter
  of MSI @48 MHz clock.
- 5. Only accumulated jitter of MSI @48 MHz is extracted over 28 cycles. For next transition: min. and max. jitter of 2 consecutive frame of 28 cycles of the MSI @48 MHz, for 1000 captures over 28 cycles. For paired transitions: min. and max. jitter of 2 consecutive frame of 56 cycles of the MSI @48 MHz, for 1000 captures over 56 cycles.
- 6. Guaranteed by design.






Figure 28. Typical current consumption versus MSI frequency

Low-speed internal (LSI) RC oscillator

Table 61. LSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	I SI Fraguency	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 30 °C	31.04	-	32.96	kHz
f <sub>LSI</sub>	LSI Frequency	$V_{DD}$ = 1.62 to 3.6 V, $T_A$ = -40 to 125 °C	29.5	-	34	KI IZ
t <sub>SU</sub> (LSI) <sup>(2)</sup>	LSI oscillator start- up time	-	-	80	130	μs
t <sub>STAB</sub> (LSI) <sup>(2)</sup>	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I <sub>DD</sub> (LSI) <sup>(2)</sup>	LSI oscillator power consumption	-	-	110	180	nA

<sup>1.</sup> Guaranteed by characterization results.

#### 6.3.9 PLL characteristics

The parameters given in *Table 62* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23: General operating conditions*.

577

DS10198 Rev 8 163/270

<sup>2.</sup> Guaranteed by design.

Table 62. PLL, PLLSAI1, PLLSAI2 characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	PLL input clock <sup>(2)</sup>	-	4	-	16	MHz	
f <sub>PLL_IN</sub>	PLL input clock duty cycle -		45	-	55	%	
f	DLL multiplior output plack D	Voltage scaling Range 1	2.0645	-	80	MHz	
f <sub>PLL_P_OUT</sub>	PLL multiplier output clock P	Voltage scaling Range 2	2.0645	-	26	IVIITZ	
f	DLL multiplior output plack O	Voltage scaling Range 1	8	-	80	MHz	
f <sub>PLL_Q_OUT</sub>	PLL multiplier output clock Q	Voltage scaling Range 2	8	-	26	IVIITZ	
£	DLL multiplier output plack D	Voltage scaling Range 1	8	-	80	MHz	
f <sub>PLL_R_OUT</sub>	PLL multiplier output clock R	Voltage scaling Range 2	8	-	26	IVII IZ	
f	DLL VCO output	Voltage scaling Range 1	64	-	344	MHz	
f <sub>VCO_OUT</sub>	PLL VCO output	Voltage scaling Range 2	64	-	128	IVIIIZ	
t <sub>LOCK</sub>	PLL lock time	-	-	15	40	μs	
littor	RMS cycle-to-cycle jitter	System clock 90 MLI	-	40	-	Lno	
Jitter	RMS period jitter	System clock 80 MHz	-	30	-	±ps	
		VCO freq = 64 MHz	-	150	200		
I <sub>DD</sub> (PLL)	PLL power consumption on	VCO freq = 96 MHz	-	200	260	<u>μ</u> Α	
	V <sub>DD</sub> <sup>(1)</sup>	VCO freq = 192 MHz	-	300	380		
		VCO freq = 344 MHz	-	520	650		

<sup>1.</sup> Guaranteed by design.

# 6.3.10 Flash memory characteristics

Table 63. Flash memory characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>prog</sub>	64-bit programming time	-	81.69	90.76	μs
+	one row (32 double	normal programming	2.61	2.90	
<sup>l</sup> prog_row	word) programming time	fast programming	1.91	2.12	
	one page (2 Kbyte) programming time	normal programming	20.91	23.24	ms
<sup>l</sup> prog_page		fast programming	15.29	16.98	
t <sub>ERASE</sub>	Page (2 KB) erase time	-	22.02	24.47	
	one bank (512 Kbyte)	normal programming	5.35	5.95	s
<sup>l</sup> prog_bank	programming time	fast programming	3.91	4.35	5
t <sub>ME</sub>	Mass erase time (one or two banks)	-	22.13	24.59	ms



Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the 3 PLLs.

Table 63. Flash memory characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
	Average consumption	Write mode	3.4	-	
1	from V <sub>DD</sub>	Erase mode	3.4		mA
IDD	Massing on a summer (needs)	Write mode	7 (for 2 μs)	-	IIIA
	Maximum current (peak)	Erase mode	7 (for 41 µs)	-	

<sup>1.</sup> Guaranteed by design.

Table 64. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
N <sub>END</sub>	Endurance	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	10	kcycles
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	15	
	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 125 °C	7	Vooro
t <sub>RET</sub>	Data retention	10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	30	Years
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 85 °C	15	
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Cycling performed over the whole temperature range.

#### 6.3.11 **EMC** characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 65. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_{A}$ = +25 °C, $f_{HCLK}$ = 80 MHz, conforming to IEC 61000-4-2	3B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 80 MHz, conforming to IEC 61000-4-4	4A

Table 65. EMS characteristics

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

#### **Software recommendations**

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset

Downloaded from Arrow.com.

Critical Data corruption (control registers...)

DS10198 Rev 8 166/270

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. [f<sub>HSE</sub>/f<sub>HCLK</sub>] Monitored **Symbol Parameter Conditions** Unit frequency band  $f_{MSI} = 24 \text{ MHz}$ 8 MHz / 80 MHz 0.1 MHz to 30 MHz 2  $V_{DD} = 3.6 \text{ V}, T_A = 25 ^{\circ}\text{C},$ 3 30 MHz to 130 MHz -8 dBµV LQFP144 package Peak level  $S_{FMI}$ compliant with 130 MHz to 1 GHz -10 14 IEC 61967-2 1.5 EMI Level 3.5

Table 66. EMI characteristics

# 6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 67. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1	C3	250	V

<sup>1.</sup> Guaranteed by characterization results.

577

DS10198 Rev 8 167/270

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 68. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A <sup>(1)</sup>

<sup>1.</sup> Negative injection is limited to -30 mA for PF0, PF1, PG6, PG7, PG8, PG12, PG13, PG14.

#### 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIOx}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 69*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 69. I/O current injection susceptibility

Symbol	Description	Func susce	Unit	
Symbol	Description	Negative injection	Positive injection	Oilit
	Injected current on BOOT0 pin	-0	0	
I <sub>INJ</sub>	Injected current on pins except PA4, PA5, BOOT0	-5	N/A <sup>(1)</sup>	mA
	Injected current on PA4, PA5 pins	-5	0	

<sup>1.</sup> Injection is not possible.

# 6.3.14 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 70* are derived from tests performed under the conditions summarized in *Table 23: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Table 70. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I/O input low level voltage except BOOT0	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	-	-	0.3xV <sub>DDIOx</sub> <sup>(2)</sup>	
V <sub>IL</sub> <sup>(1)</sup>	I/O input low level voltage except BOOT0	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	-	-	0.39xV <sub>DDIOx</sub> -0.06 <sup>(3)</sup>	V
	I/O input low level voltage except BOOT0	1.08 V <v<sub>DDIOx&lt;1.62 V</v<sub>	-	-	0.43xV <sub>DDIOx</sub> -0.1 <sup>(3)</sup>	
	BOOT0 I/O input low level voltage	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	-	-	0.17xV <sub>DDIOx</sub> <sup>(3)</sup>	
	I/O input high level voltage except BOOT0	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	0.7xV <sub>DDIOx</sub> <sup>(2)</sup>	-	-	
V <sub>IH</sub> <sup>(1)</sup>	I/O input high level voltage except BOOT0	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	0.49xV <sub>DDIOX</sub> +0.26 <sup>(3)</sup>	-	-	V
	I/O input high level voltage except BOOT0	1.08 V <v<sub>DDIOx&lt;1.62 V</v<sub>	0.61xV <sub>DDIOX</sub> +0.05 <sup>(3)</sup>	-	-	
	BOOT0 I/O input high level voltage	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	0.77xV <sub>DDIOX</sub> <sup>(3)</sup>	-	-	
(2)	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	-	200	-	
V <sub>hys</sub> <sup>(3)</sup>	FT_sx	1.08 V <v<sub>DDIOx&lt;1.62 V</v<sub>	-	150	-	mV
	BOOT0 I/O input hysteresis	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	-	200	-	



DS10198 Rev 8 169/270

Table 70. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{IN} \le Max(V_{DDXXX})^{(6)(7)}$	-	-	±100	
I <sub>lkg</sub> <sup>(4)</sup>	FT_xx input leakage current <sup>(3)(5)</sup>		-	-	650	
		$Max(V_{DDXXX})+1 V < V_{IN} \le 5.5 V^{(6)(7)}$	-	-	200	
		$V_{IN} \le Max(V_{DDXXX})$ $(6)(7)$	-	-	±150	
	FT_lu, FT_u and PC3 I/Os	$\begin{aligned} &Max(V_{DDXXX}) \leq V_{IN} \leq \\ &Max(V_{DDXXX}) + 1 \; V^{(6)(7)} \end{aligned}$	-	-	2500 <sup>(3)</sup>	nA
		$Max(V_{DDXXX})+1 V < V_{IN} \le 5.5 V^{(6)(7)}$	-	-	250	
	TT_xx input leakage current	$V_{IN} \le Max(V_{DDXXX})^{(6)}$	-	-	±150	
			-	-	2000 <sup>(3)</sup>	
	OPAMPx_VINM (x=1,2) dedicated input leakage current (UFBGA132 and UFBGA144 only)	-	-	-	(8)	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(9)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	25	40	55	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(9)</sup>	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

- 1. Refer to Figure 29: I/O input characteristics.
- 2. Guaranteed by test in production.
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula:  $I_{Total\_Ileak\_max} = 10 \ \mu A + [number of IOs where V_{IN} is applied on the pad] \times I_{lkg}(Max)$ .
- 5. All FT\_xx GPIOs except FT\_lu, FT\_u and PC3 I/Os.
- 6.  $Max(V_{DDXXX})$  is the maximum value of all the I/O supplies.
- 7. To sustain a voltage higher than  $Min(V_{DD}, V_{DDA}, V_{DDIO2}, V_{DDUSB}, V_{LCD})$  +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.
- 8. Refer to I<sub>bias</sub> in Table 86: OPAMP characteristics for the values of the OPAMP dedicated input leakage current.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 29* for standard I/Os, and in *Figure 29* for 5 V tolerant I/Os.




Figure 29. I/O input characteristics

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DDIOX</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 20: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see Table 20: Voltage characteristics).

DS10198 Rev 8 171/270

#### **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 23: General operating conditions. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 71. Output voltage characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA  V <sub>DDIOx</sub> ≥ 2.7 V	V <sub>DDIOx</sub> -0.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA  V <sub>DDIOx</sub> ≥ 2.7 V	2.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA	-	1.3	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	V <sub>DDIOx</sub> ≥ 2.7 V	V <sub>DDIOx</sub> -1.3	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 4 mA	-	0.45	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	V <sub>DDIOx</sub> ≥ 1.62 V	V <sub>DDIOx</sub> -0.45	-	V
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 2 mA	-	$0.35_xV_{DDIOx}$	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	1.62 V ≥ V <sub>DDIOx</sub> ≥ 1.08 V	0.65 <sub>x</sub> V <sub>DDIOx</sub>	-	
		I <sub>IO</sub>   = 20 mA V <sub>DDIOx</sub> ≥ 2.7 V	-	0.4	
V <sub>OLFM+</sub>	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" option)	I <sub>IO</sub>   = 10 mA V <sub>DDIOx</sub> ≥ 1.62 V	-	0.4	
	7	I <sub>IO</sub>   = 2 mA 1.62 V ≥ V <sub>DDIOx</sub> ≥ 1.08 V	-	0.4	

The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 20. e characteristics, and the súm of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

Downloaded from Arrow.com.

#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 30 and Table 72, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 23: General operating conditions.

DS10198 Rev 8 172/270



<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

<sup>3.</sup> Guaranteed by design.

Table 72. I/O AC characteristics<sup>(1)(2)</sup>

Speed	Symbol	Parameter	Conditions	Min	Max	Unit	
			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	5		
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	1		
	- Francis	Maximum fra accorde	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	0.1	NAL 1-	
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	10	MHz	
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	1.5		
00			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	0.1		
00			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	25		
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	52		
	Tr/Tf	Tf Output rise and fall time	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	140	200	
	11/11		C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	17	ns	
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	37		
			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	110		
			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	25		
		may Mayimum fraguanay	C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	10	- MHz	
	Fmax		C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	1		
	Fillax	Maximum frequency	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	50		
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	15		
01			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	1		
01			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	9		
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	16		
	Tr/Tf	Output rise and fall time	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	40		
	11/11	Output rise and fall time	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	4.5	ns	
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	9		
			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	21		

Table 72. I/O AC characteristics<sup>(1)(2)</sup> (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit	
			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	50		
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	25		
		Maximum francisco	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	5	NAL 1-	
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	100 <sup>(3)</sup>	MHz	
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	37.5		
40			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	5		
10			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	5.8		
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	11		
	T (T)	Outside and fall times	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	28		
	Tr/Tf	Output rise and fall time	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	2.5	ns	
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	5		
			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V -		12		
			C=30 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	120 <sup>(3)</sup>		
			C=30 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	50	- - - -	
	<b></b>		C=30 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	10		
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	180 <sup>(3)</sup>	MHz	
11			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	75		
			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	10		
			C=30 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	3.3		
	Tr/Tf	Output rise and fall time	C=30 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	6	ns	
			C=30 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	16		
	Fmax	Maximum frequency	C-50 = 5 1 C \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-	1	MHz	
Fm+	Tf	Output fall time <sup>(4)</sup>	C=50 pF, 1.6 V≤V <sub>DDIOx</sub> ≤3.6 V	-	5	ns	

The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG\_CFGR1 register. Refer to the RM0351 reference manual for a description of GPIO Port configuration register.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> This value represents the I/O capability but the maximum system frequency is limited to 80 MHz.

<sup>4.</sup> The fall time is defined between 70% and 30% of the output waveform accordingly to  $I^2C$  specification.




Figure 30. I/O AC characteristics definition<sup>(1)</sup>

1. Refer to Table 72: I/O AC characteristics.

# 6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $R_{\text{PU}}$ .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.

Table 73. NRST pin characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub>	NRST input low level voltage	-	-	-	0.3 <sub>x</sub> V <sub>DDIOx</sub>	V
V <sub>IH(NRST)</sub>	NRST input high level voltage	-	0.7 <sub>x</sub> V <sub>DDIOx</sub>		-	V
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	25	40	55	kΩ
V <sub>F(NRST)</sub>	NRST input filtered pulse	-	-	-	70	ns
V <sub>NF(NRST)</sub>	NRST input not filtered pulse	1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V	350	-	-	ns

Guaranteed by design.

577

DS10198 Rev 8 175/270

<sup>2.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 31. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in *Table 73: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

# 6.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 74. EXTI input characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

<sup>1.</sup> Guaranteed by design.

# 6.3.17 Analog switches booster

Table 75. Analog switches booster characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	Supply voltage	1.62	-	3.6	V
t <sub>SU(BOOST)</sub>	Booster startup time	-	-	240	μs
I <sub>DD(BOOST)</sub>	Booster consumption for $1.62 \text{ V} \leq \text{V}_{DD} \leq 2.0 \text{ V}$	-	-	250	
	Booster consumption for $2.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.7 \text{ V}$	-	-	500	μΑ
	Booster consumption for $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	-	900	

1. Guaranteed by design.

# 6.3.18 Analog-to-Digital converter characteristics

Unless otherwise specified, the parameters given in *Table 76* are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 23: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 76. ADC characteristics<sup>(1) (2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
$V_{DDA}$	Analog supply voltage	-	1.62	-	3.6	V	
\/	Positive reference voltage	V <sub>DDA</sub> ≥ 2 V	2	-	$V_{DDA}$	V	
$V_{REF+}$	Positive reference voltage	V <sub>DDA</sub> < 2 V		$V_{DDA}$		V	
V <sub>REF-</sub>	Negative reference voltage	-		V <sub>SSA</sub>		V	
£	ADC aloak from a consul	Range 1	0.14	-	80	N/1 I=	
f <sub>ADC</sub>	ADC clock frequency	Range 2	0.14	-	26	MHz	
		Resolution = 12 bits	-	-	5.33		
	Sampling rate for FAST	Resolution = 10 bits	-	-	6.15		
	channels	Resolution = 8 bits	-	-	7.27		
£		Resolution = 6 bits	-	-	8.88		
$f_s$	Sampling rate for SLOW channels	Resolution = 12 bits	-	-	4.21	- Msps	
		Resolution = 10 bits	-	-	4.71		
		Resolution = 8 bits	-	-	5.33		
		Resolution = 6 bits	-	-	6.15		
$f_TRIG$	External trigger frequency	f <sub>ADC</sub> = 80 MHz Resolution = 12 bits	-	-	5.33	MHz	
		Resolution = 12 bits	-	-	15	1/f <sub>ADC</sub>	
V <sub>AIN</sub> (3)	Conversion voltage range(2)	-	0	-	V <sub>REF+</sub>	V	
R <sub>AIN</sub>	External input impedance	-	-	-	50	kΩ	
C <sub>ADC</sub>	Internal sample and hold capacitor	-	-	5	-	pF	
t <sub>STAB</sub>	Power-up time	-		1		conversion cycle	
1	Calibration times	f <sub>ADC</sub> = 80 MHz		1.45		μs	
$t_{CAL}$	Calibration time	-	116		1/f <sub>ADC</sub>		
	Trigger conversion	CKMODE = 00	1.5	2	2.5		
	Trigger conversion latency Regular and	CKMODE = 01	-	-	2.0	1/f <sub>ADC</sub>	
t <sub>LATR</sub>	injected channels without	CKMODE = 10	-	-	2.25		
	conversion abort	CKMODE = 11	-	-	2.125		



DS10198 Rev 8 177/270

Table 76. ADC characteristics<sup>(1)</sup> (continued)

14510 1 01712 0 01141 40101 101100			(	,			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	Triananaan	CKMODE = 00	2.5	3	3.5		
	Trigger conversion latency Injected channels	CKMODE = 01	-	-	3.0	1 /F	
<sup>t</sup> LATRINJ	aborting a regular conversion	CKMODE = 10	-	-	3.25	1/f <sub>ADC</sub>	
	Conversion	CKMODE = 11	-	-	3.125		
+	Sampling time	f <sub>ADC</sub> = 80 MHz	0.03125	-	8.00625	μs	
t <sub>s</sub>	Sampling time	-	2.5	-	640.5	1/f <sub>ADC</sub>	
t <sub>ADCVREG_STUP</sub>	ADC voltage regulator start-up time	-	-	-	20	μs	
	Total conversion time	f <sub>ADC</sub> = 80 MHz Resolution = 12 bits	0.1875	-	8.1625	μs	
t <sub>CONV</sub>	(including sampling time)	Resolution = 12 bits	ts + 12.5 cycles for successive approximation = 15 to 653			1/f <sub>ADC</sub>	
		fs = 5 Msps	-	730	830		
I <sub>DDA</sub> (ADC)	ADC consumption from the V <sub>DDA</sub> supply	fs = 1 Msps	-	160	220	μA	
	THE TODA COPPET	fs = 10 ksps	-	16	50		
	ADC consumption from	fs = 5 Msps	-	130	160		
I <sub>DDV_S</sub> (ADC)	the V <sub>REF+</sub> single ended	fs = 1 Msps	-	30	40	μΑ	
	mode	fs = 10 ksps	-	0.6	2		
	ADC consumption from	fs = 5 Msps	-	260	310		
I <sub>DDV_D</sub> (ADC)	the V <sub>REF+</sub> differential	fs = 1 Msps	-	60	70	μA	
	mode	fs = 10 ksps	-	1.3	3		

<sup>1.</sup> Guaranteed by design

The maximum value of R<sub>AIN</sub> can be found in *Table 77: Maximum ADC RAIN*.

**577** 

<sup>2.</sup> The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4V). It is disable when  $V_{DDA} \ge 2.4$  V.

V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to Section 4: Pinouts and pin description for further details.

Table 77. Maximum ADC  $R_{AIN}^{(1)(2)}$ 

D	Sampling cycle	Sampling time [ns]		nax (Ω)
Resolution	@80 MHz	@80 MHz	Fast channels <sup>(3)</sup>	Slow channels <sup>(4)</sup>
	2.5	31.25	100	N/A
	6.5	81.25	330	100
	12.5	156.25	680	470
40 hita	24.5	306.25	1500	1200
12 bits	47.5	593.75	2200	1800
	92.5	1156.25	4700	3900
	247.5	3093.75	12000	10000
	640.5	8006.75	39000	33000
	2.5	31.25	120	N/A
	6.5	81.25	390	180
	12.5	156.25	820	560
40 64-	24.5	306.25	1500	1200
10 bits	47.5	593.75	2200	1800
	92.5	1156.25	5600	4700
	247.5	3093.75	12000	10000
	640.5	8006.75	47000	39000
	2.5	31.25	180	N/A
	6.5	81.25	470	270
	12.5	156.25	1000	680
O hita	24.5	306.25	1800	1500
8 bits	47.5	593.75	2700	2200
	92.5	1156.25	6800	5600
	247.5	3093.75	15000	12000
	640.5	8006.75	50000	50000
	2.5	31.25	220	N/A
	6.5	81.25	560	330
	12.5	156.25	1200	1000
6 bits	24.5	306.25	2700	2200
o bits	47.5	593.75	3900	3300
	92.5	1156.25	8200	6800
	247.5	3093.75	18000	15000
	640.5	8006.75	50000	50000

<sup>1.</sup> Guaranteed by design.



DS10198 Rev 8 179/270

2. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4V). It is disable when  $V_{DDA} \ge 2.4$  V.

- 3. Fast channels are: PC0, PC1, PC2, PC3, PA0.
- 4. Slow channels are: all ADC inputs except the fast channels.



Table 78. ADC accuracy - limited test conditions 1<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	(	Conditions <sup>(4</sup>	)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	4	5	
ET	Total		ended	Slow channel (max speed)	-	4	5	
	unadjusted error		Differential	Fast channel (max speed)	-	3.5	4.5	
			Dillerential	Slow channel (max speed)	-	3.5	4.5	
	Offset		Single	Fast channel (max speed)	-	1	2.5	
EO			ended	Slow channel (max speed)	-	1	2.5	
	error		Differential	Fast channel (max speed)	-	1.5	2.5	
			Dillerential	Slow channel (max speed)	-	1.5	2.5	
			Single	Fast channel (max speed)	-	2.5	4.5	
EG	Gain orror		l ř – –	Slow channel (max speed)	-	2.5	4.5	LSB
EG	EG Gain error	in error	Differential	Fast channel (max speed)	-	2.5	3.5	LOD
			Slow chan	Slow channel (max speed)	-	2.5	3.5	1
			Single	Fast channel (max speed)	-	1	1.5	
ED	Differential	nearity ADC clock frequency ≤	ended	Slow channel (max speed)	-	1	1.5	- -
	error		Differential -	Fast channel (max speed)	-	1	1.2	
		80 MHz, Sampling rate ≤ 5.33 Msps,	Dillerential	Slow channel (max speed)	-	1	1.2	
		$V_{DDA} = VREF + = 3 V,$ ntegral $TA = 25 ^{\circ}C$	Single	Fast channel (max speed)	-	1.5	2.5	
EL	Integral linearity		ended	Slow channel (max speed)	-	1.5	2.5	1
LL	error		Differential	Fast channel (max speed)	-	1	2	
			Dillerential	Slow channel (max speed)	-	1	2	
			Single	Fast channel (max speed)	10.4	10.5	ı	
ENOB	Effective number of		ended	Slow channel (max speed)	10.4	10.5	ı	bits
LINOB	bits		Differential	Fast channel (max speed)	10.8	10.9	ı	Dita
			Dilicicida	Slow channel (max speed)	10.8	10.9	ı	
	Signal-to-		Single	Fast channel (max speed)	64.4	65	ı	
SINAD	noise and		ended	Slow channel (max speed)	64.4	65	ı	
SINAD	distortion		Differential	Fast channel (max speed)	66.8	67.4	ı	dB
	ratio		Dillerential	Slow channel (max speed)	66.8	67.4	ı	
			Single	Fast channel (max speed)	65	66	ı	uD
SNR	Signal-to-		ended	Slow channel (max speed)	65	66	ı	
OINIX	noise ratio		Differential	Fast channel (max speed)	67	68	-	
			Dilloreritial	Slow channel (max speed)	67	68	-	



DS10198 Rev 8 181/270

Table 78. ADC accuracy - limited test conditions  $1^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter	C	Conditions <sup>(4)</sup>					
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-74	-73	
THD	Total harmonic	80 MHz, Sampling rate ≤ 5.33 Msps,	ended	Slow channel (max speed)	-	-74	-73	dB
טווו	distortion	$V_{DDA} = V_{REF+} = 3 \text{ V},$	Differential	Fast channel (max speed)	-	-79	-76	ub
		TA = 25 °C	Dillerential	Slow channel (max speed)	-	-79	-76	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
  significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
  Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disable when  $V_{DDA} \ge 2.4$  V. No oversampling.

**577** 

Table 79. ADC accuracy - limited test conditions 2<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	(	Conditions <sup>(4)</sup>				Max	Unit
			Single	Fast channel (max speed)	-	4	6.5	
ET	Total		ended	Slow channel (max speed)	-	4	6.5	
E1	unadjusted error		Differential	Fast channel (max speed)	-	3.5	5.5	
			Dillerential	Slow channel (max speed)	-	3.5	5.5	
			Single	Fast channel (max speed)	-	1	4.5	
EO	Offset		ended	Slow channel (max speed)	-	1	5	
	error		Differential	Fast channel (max speed)	-	1.5	3	
			Dillerential	Slow channel (max speed)	-	1.5	3	
			Single	Fast channel (max speed)	-	2.5	6	
EG	Gain error		ended	Slow channel (max speed)	-	2.5	6	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	2.5	3.5	LSB
			Dillerential	Slow channel (max speed)	-	2.5	3.5	
			Single	Fast channel (max speed)	-	1	1.5	
ED	Differential		ended	Slow channel (max speed)	-	1	1.5	
	ED linearity error	ADC clock frequency ≤	Differential	Fast channel (max speed)	-	1	1.2	
		80 MHz,	Differential	Slow channel (max speed)	-	1	1.2	
		Sampling rate ≤ 5.33 Msps,	Single	Fast channel (max speed)	-	1.5	3.5	
EL	Integral	2 V ≤ V <sub>DDA</sub>	ended	Slow channel (max speed)	-	1.5	3.5	
	linearity error		Differential	Fast channel (max speed)	-	1	3	
			Dillerential	Slow channel (max speed)	-	1	2.5	
			Single	Fast channel (max speed)	10	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.5	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.7	10.9	-	טונס
			Dillerential	Slow channel (max speed)	10.7	10.9	-	
	Cianal to		Single	Fast channel (max speed)	62	65	-	
CINAD	Signal-to- noise and		ended	Slow channel (max speed)	62	65	-	
SINAD	distortion		Differential	Fast channel (max speed)	66	67.4	-	
	ratio		Dillerential	Slow channel (max speed)	66	67.4	-	٩D
			Single	Fast channel (max speed)	64	66	-	dB
CNID	Signal-to-		ended	Slow channel (max speed)	64	66	-	
SINK	SNR Signal-to- noise ratio		Differential	Fast channel (max speed)	66.5	68	-	
	Tionse ratio		Dilletetilial	Slow channel (max speed)	66.5	68	-	



DS10198 Rev 8 183/270

Table 79. ADC accuracy - limited test conditions  $2^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter	C	Conditions <sup>(4)</sup>					
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-74	-65	
THD	Total harmonic	80 MHz,	ended	Slow channel (max speed)	-	-74	-67	dB
טווו	distortion	Sampling rate ≤ 5.33 Msps,	Differential	Fast channel (max speed)	1	-79	-70	ub
		2 V ≤ V <sub>DDA</sub>	Dilleterillar	Slow channel (max speed)	-	-79	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
  significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
  Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disable when  $V_{DDA} \ge 2.4$  V. No oversampling.



Table 80. ADC accuracy - limited test conditions  $3^{(1)(2)(3)}$ 

Sym- bol	Parameter	Conditions <sup>(4)</sup>					Max	Unit
			Single	Fast channel (max speed)	-	5.5	7.5	
ET	Total unadjusted		ended	Slow channel (max speed)	-	4.5	6.5	
<b>□</b> !	error		Differential	Fast channel (max speed)	-	4.5	7.5	
			Dilicicitiai	Slow channel (max speed)	-	4.5	5.5	
			Single	Fast channel (max speed)	-	2	5	
EO	Offset		ended	Slow channel (max speed)	-	2.5	5	
	error		Differential	Fast channel (max speed)	-	2	3.5	
			Dillerential	Slow channel (max speed)	-	2.5	3	
			Single	Fast channel (max speed)	-	4.5	7	
EG	Gain error		ended	Slow channel (max speed)	-	3.5	6	LSB
LG	Gain enoi		Differential	Fast channel (max speed)	-	3.5	4	LOD
			Dilicicitiai	Slow channel (max speed)	-	3.5	5	
		Single		Fast channel (max speed)	-	1.2	1.5	
FD	Differential		ended	Slow channel (max speed)	-	1.2	1.5	
LD	ED linearity error	ror 80 MHz, Sampling rate ≤ 5.33 Msps,	Differential	Fast channel (max speed)	-	1	1.2	
			Dillerential	Slow channel (max speed)	-	1	1.2	
		1.65 V ≤ $V_{DDA} = V_{REF+} ≤$ 3.6 V,	Single	Fast channel (max speed)	-	3	3.5	
EL	Integral linearity	Voltage scaling Range 1	ended	Slow channel (max speed)	-	2.5	3.5	
LL	error		Differential	Fast channel (max speed)	-	2	2.5	
			Dilicicitiai	Slow channel (max speed)	-	2	2.5	
			Single	Fast channel (max speed)	10	10.4	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.4	-	bits
LINOD	bits		Differential	Fast channel (max speed)	10.6	10.7	-	Dito
			Dilicicitia	Slow channel (max speed)	10.6	10.7	-	
	Signal-to-		Single	Fast channel (max speed)	62	64	ı	
SINIAD	noise and		ended	Slow channel (max speed)	62	64	-	
SINAD	SINAD distortion ratio		Differential	Fast channel (max speed)	65	66	-	
	ratio		Dillerential	Slow channel (max speed)	65	66	-	dB
			Single	Fast channel (max speed)	63	65	-	ub
SNID	Signal-to-		ended	Slow channel (max speed)	63	65	-	
SINK	SNR Signal-to- noise ratio		Differential	Fast channel (max speed)	66	67	1	
			Dilletellial	Slow channel (max speed)	66	67	-	



DS10198 Rev 8 185/270

Table 80. ADC accuracy - limited test conditions  $3^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter	C	Conditions <sup>(4)</sup>				Max	Unit
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-69	-67	
	Total	al 80 MHz, Sampling rate ≤ 5.33 Msps,	ended	Slow channel (max speed)	-	-71	-67	
THD	harmonic distortion	1.65 V $\leq$ V <sub>DDA</sub> = V <sub>REF+</sub> $\leq$		Fast channel (max speed)	-	-72	-71	dB
	distortion	3.6 V, Voltage scaling Range 1	Differential	Slow channel (max speed)	-	-72	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
  significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
  Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disable when  $V_{DDA} \ge 2.4$  V. No oversampling.

Table 81. ADC accuracy - limited test conditions 4<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	(	Conditions <sup>(4)</sup>				Max	Unit
			Single	Fast channel (max speed)	-	5	5.4	
	Total		ended	Slow channel (max speed)	-	4	5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4	5	
			Differential	Slow channel (max speed)	-	3.5	4.5	
			Single	Fast channel (max speed)	-	2	4	
EO	Offset		ended	Slow channel (max speed)	-	2	4	
	error		Differential	Fast channel (max speed)	-	2	3.5	
			Dillerential	Slow channel (max speed)	-	2	3.5	
			Single	Fast channel (max speed)	-	4	4.5	
EG	Gain error		ended	Slow channel (max speed)	-	4	4.5	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	3	4	LSB
			Dillerential	Slow channel (max speed)	-	3	4	
			Single	Fast channel (max speed)	-	1	1.5	
ED	Differential		ended	Slow channel (max speed)	-	1	1.5	
	ED linearity error	ADC clock frequency ≤ 26 MHz,  1.65 V ≤ V <sub>DDA</sub> = VREF+ ≤	Differential -	Fast channel (max speed)	-	1	1.2	
			Dillerential	Slow channel (max speed)	-	1	1.2	
		3.6  V,	Single	Fast channel (max speed)	-	2.5	3	
EL	Integral	Voltage scaling Range 2	ended	Slow channel (max speed)	-	2.5	3	
	linearity error		Differential	Fast channel (max speed)	-	2	2.5	
			Dillerential	Slow channel (max speed)	-	2	2.5	
			Single	Fast channel (max speed)	10.2	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.2	10.5	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.6	10.7	-	טונס
			Dillerential	Slow channel (max speed)	10.6	10.7	-	
	Signal to		Single	Fast channel (max speed)	63	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	63	65	-	
SINAD	SINAD distortion ratio		Differential	Fast channel (max speed)	65	66	-	
	ratio		Dillerential	Slow channel (max speed)	65	66	-	чD
			Single	Fast channel (max speed)	64	65	-	dB
CNID	Signal-to-		ended	Slow channel (max speed)	64	65	-	
SINK	SNR Signal-to- noise ratio		Differential	Fast channel (max speed)	66	67	-	
			Dillerential	Slow channel (max speed)	66	67	-	



DS10198 Rev 8 187/270

Table 81. ADC accuracy - limited test conditions  $4^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter	(	Conditions <sup>(4)</sup>					
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-71	-69	_
THD	Total harmonic	26 MHz, 1.65 V ≤ V <sub>DDA</sub> = VREF+ ≤	ended	Slow channel (max speed)	-	-71	-69	dB
טחו	distortion	3.6  V,	Differential	Fast channel (max speed)	-	-73	-72	uБ
		Voltage scaling Range 2	Dillerential	Slow channel (max speed)	-	-73	-72	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
  significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
  Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disable when  $V_{DDA} \ge 2.4$  V. No oversampling.

189/270





Figure 32. ADC accuracy characteristics





- 1. Refer to Table 76: ADC characteristics for the values of R<sub>AIN</sub> and C<sub>ADC</sub>.
- 2. C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 70: I/O static characteristics* for the value of the pad capacitance). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.
- 3. Refer to Table 70: I/O static characteristics for the values of I<sub>lkg</sub>.

### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 20: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DS10198 Rev 8

# 6.3.19 Digital-to-Analog converter characteristics

Table 82. DAC characteristics<sup>(1)</sup>

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
$V_{\mathrm{DDA}}$	Analog supply voltage for DAC ON		ffer OFF (no resistive _OUTx pin or internal	1.71	-	3.6	
		Other modes		1.80	-		
V <sub>REF+</sub>	Positive reference voltage	DAC output buffer OFF (no resistive load on DAC1_OUTx pin or internal connection)		load on DAC1_OUTx pin or internal   1.71   -		$V_{DDA}$	V
		Other modes		1.80	-		
V <sub>REF-</sub>	Negative reference voltage		-		V <sub>SSA</sub>		
	Resistive load	DAC output	connected to V <sub>SSA</sub>	5	-	-	kΩ
$R_{L}$	Resistive load	buffer ON	connected to V <sub>DDA</sub>	25	-	-	K12
R <sub>O</sub>	Output Impedance	DAC output bu	ffer OFF	9.6	11.7	13.8	kΩ
<b>.</b>	Output impedance sample	V <sub>DD</sub> = 2.7 V		-	-	2	
$R_{BON}$	and hold mode, output buffer ON	V <sub>DD</sub> = 2.0 V		-	-	3.5	kΩ
_	Output impedance sample	V <sub>DD</sub> = 2.7 V		-	-	16.5	
$R_{BOFF}$	and hold mode, output buffer OFF	V <sub>DD</sub> = 2.0 V		-	-	18.0	kΩ
C <sub>L</sub>	O if l	DAC output bu	ffer ON	-	-	50	pF
C <sub>SH</sub>	- Capacitive load	Sample and ho	old mode	-	0.1	1	μF
V <sub>DAC_OUT</sub>	Voltage on DAC1_OUTx	DAC output bu	ffer ON	0.2	-	V <sub>REF+</sub> - 0.2	V
	output	DAC output bu	ffer OFF	0	-	V <sub>REF+</sub>	
			±0.5 LSB	-	1.7	3	
	Settling time (full scale: for a 12-bit code transition	Normal mode DAC output	±1 LSB	-	1.6	2.9	
	between the lowest and the	buffer ON	±2 LSB	-	1.55	2.85	
t <sub>SETTLING</sub>	highest input codes when DAC1 OUTx reaches final	CL ≤ 50 pF, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	value ±0.5LSB, ±1 LSB,		±8 LSB	-	1.4	2.75	
	±2 LSB, ±4 LSB, ±8 LSB)	Normal mode DAC output buffer OFF, ±1LSB, CL = 10 pF		-	2	2.5	
. (2)	Wakeup time from off state (setting the ENx bit in the	Normal mode DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	4.2	7.5	
t <sub>WAKEUP</sub> <sup>(2)</sup>	DAC Control register) until final value ±1 LSB	Normal mode I OFF, CL ≤ 10 p	DAC output buffer F	-	2	5	μs
PSRR	V <sub>DDA</sub> supply rejection ratio	Normal mode [ CL ≤ 50 pF, RL	DAC output buffer ON . = 5 kΩ, DC	-	-80	-28	dB



Table 82. DAC characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
T <sub>W_to_W</sub>	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC1_OUTx for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL CL ≤ 10 pF	.≥5 kΩ	1	-	-	μs
		DAC1_OUTx	DAC output buffer ON, C <sub>SH</sub> = 100 nF	-	0.7	3.5	ms
	Sampling time in sample and hold mode (code transition between the	pin connected	DAC output buffer OFF, C <sub>SH</sub> = 100 nF	-	10.5	18	1115
<sup>t</sup> SAMP	lowest input code and the highest input code when DAC1_OUTx reaches final value ±1LSB)	DAC1_OUTx pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I <sub>leak</sub>	Output leakage current	Sample and ho DAC1_OUTx p		-	-	_(3)	nA
Cl <sub>int</sub>	Internal sample and hold capacitor		-	5.2	7	8.8	pF
t <sub>TRIM</sub>	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs
V	Middle code offset for 1 trim	V <sub>REF+</sub> = 3.6 V		-	1500	-	\/
V <sub>offset</sub>	code step	V <sub>REF+</sub> = 1.8 V		-	750	-	μV
		DAC output	No load, middle code (0x800)	-	315	500	
		buffer ON	No load, worst code (0xF1C)	-	450	670	
I <sub>DDA</sub> (DAC)	$V_{\rm DDA}$ DAC consumption from $V_{\rm DDA}$ DAC output buffer OFF		No load, middle code (0x800)	-	-	0.2	μΑ
		Sample and ho	old mode, C <sub>SH</sub> =	-	315 x Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)	



Table 82.	DAC	characteristics <sup>(1)</sup>	(continue	ed)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
		DAC output	No load, middle code (0x800)	-	185	240	
		buffer ON	No load, worst code (0xF1C)	-	340	400	
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205	
	DAC consumption from V <sub>REF+</sub>	Sample and hold mode, buffer ON, C <sub>SH</sub> = 100 nF, worst case		-	185 <sub>x</sub> Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μА
		Sample and ho C <sub>SH</sub> = 100 nF,	old mode, buffer OFF, worst case	-	155 <sub>x</sub> Ton/(Ton +Toff) (4)	205 <sub>x</sub> Ton/(Ton +Toff) (4)	

- Guaranteed by design.
- In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- Refer to Table 70: I/O static characteristics.
- Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0351 reference manual for more details.

Buffered/non-buffered DAC Buffer<sup>(1)</sup> RLOAD 12-bit DACx\_OUT digital to analog converter CLOAD ai17157d

Figure 34. 12-bit buffered / non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.



# Table 83. DAC accuracy<sup>(1)</sup>

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
DNII	Differential non	DAC output buffer ON		-	-	±2	
DNL	linearity (2)	DAC output buffer OFF		-	-	±2	
-	monotonicity	10 bits		9	guarantee	d	
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4	
INL	linearity <sup>(3)</sup>	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4	
		DAC output buffer ON	V <sub>REF+</sub> = 3.6 V	-	-	±12	LOD
Offset	Offset error at code 0x800 <sup>(3)</sup>	CL ≤ 50 pF, RL ≥ 5 kΩ	V <sub>REF+</sub> = 1.8 V	-	-	±25	LSB
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8	
Offset1	Offset error at code 0x001 <sup>(4)</sup>	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5	
OffsetCal	Offset Error at code 0x800	DAC output buffer ON	V <sub>REF+</sub> = 3.6 V	-	-	±5	
OlisetGai	after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V <sub>REF+</sub> = 1.8 V	-	-	±7	
Gain	Gain error <sup>(5)</sup>	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	%
Gaiii	Gain endi V	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	70
TUE	Total unadjusted	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LSB
TOL	error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	LOD
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB
SNR	Signal-to-noise	DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$ 1 kHz, BW 500 kHz		-	71.2	-	dB
JINIX	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	ub 
THD	Total harmonic	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1	kHz	-	-78	-	dB
1110	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	ub



DS10198 Rev 8 193/270

Table 83. DAC accuracy<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
Signal-to SINAD and dist ratio	Signal-to-noise	DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$ , 1 kHz	-	70.4	-	dB	
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-		
ENOR	Effective	DAC output buffer ON $CL \le 50$ pF, $RL \ge 5$ k $\Omega$ , 1 kHz	-	11.4	-	bits	
ENOB number of	number of bits	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	DILS	

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V<sub>REF+</sub> – 0.2) V when buffer is ON.

Ly/

# 6.3.20 Voltage reference buffer characteristics

Table 84. VREFBUF characteristics<sup>(1)</sup>

Symbol	Parameter	Condition	ons	Min	Тур	Max	Unit
		Normal mode	V <sub>RS</sub> = 0	2.4	-	3.6	
	Analog supply	Normal mode	V <sub>RS</sub> = 1	2.8	-	3.6	
$V_{DDA}$	voltage	Degraded mode <sup>(2)</sup>	V <sub>RS</sub> = 0	1.65	-	2.4	
		Degraded mode.	V <sub>RS</sub> = 1	1.65	-	2.8	V
		Normal mode	V <sub>RS</sub> = 0	2.046 <sup>(3)</sup>	2.048	2.049 <sup>(3)</sup>	V
V <sub>REFBUF_</sub>	Voltage reference	Normar mode	V <sub>RS</sub> = 1	2.498 <sup>(3)</sup>	2.5	2.502 <sup>(3)</sup>	
OUT	output	Degraded mode <sup>(2)</sup>	V <sub>RS</sub> = 0	V <sub>DDA</sub> -150 mV	-	$V_{DDA}$	
		Degraded mode.	V <sub>RS</sub> = 1	V <sub>DDA</sub> -150 mV	ı	$V_{DDA}$	
TRIM	Trim step resolution	-	-	-	±0.05	±0.1	%
CL	Load capacitor	-	-	0.5	1	1.5	μF
esr	Equivalent Serial Resistor of Cload			-	-	2	Ω
I <sub>load</sub>	Static load current	-	-	-	-	4	mA
	Line regulation	201/21/ / 261/	I <sub>load</sub> = 500 μA	-	200	1000	nnm/\/
l <sub>line_reg</sub>	Line regulation	2.8 V ≤ V <sub>DDA</sub> ≤ 3.6 V	I <sub>load</sub> = 4 mA	-	100	500	ppm/V
I <sub>load_reg</sub>	Load regulation	500 μA ≤ I <sub>load</sub> ≤4 mA	Normal mode	-	50	500	ppm/mA
Т	Temperature	-40 °C < TJ < +125 °C	-	-	T <sub>coeff</sub> _ vrefint +	ppm/ °C	
T <sub>Coeff</sub>	coefficient	0 °C < TJ < +50 °C	0 °C < TJ < +50 °C		-	T <sub>coeff</sub> _ vrefint + 50	ррпи С
PSRR	Power supply	DC		40	60	-	dB
FORK	rejection	100 kHz		25	40	-	uБ
		$CL = 0.5 \mu F^{(4)}$		-	300	350	
t <sub>START</sub>	Start-up time	$CL = 1.1  \mu F^{(4)}$		-	500	650	μs
		CL = 1.5 µF <sup>(4)</sup>		-	650	800	
Inrush	Control of maximum DC current drive on VREFBUF_ OUT during start-up phase (5)	-	-	-	8	-	mA



DS10198 Rev 8 195/270

# Table 84. VREFBUF characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>DDA</sub> (VREF	consumption	I <sub>load</sub> = 0 μA	-	16	25	
		I <sub>load</sub> = 500 μA	-	18	30	μΑ
		I <sub>load</sub> = 4 mA	-	35	50	

- 1. Guaranteed by design, unless otherwise specified.
- In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (V<sub>DDA</sub> drop voltage).
- 3. Guaranteed by test in production.
- 4. The capacitive load must include a 100 nF capacitor in order to cut-off the high frequency noise.
- To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V<sub>DDA</sub> voltage should be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for V<sub>RS</sub> = 0 and V<sub>RS</sub> = 1.

# 6.3.21 Comparator characteristics

Table 85. COMP characteristics<sup>(1)</sup>

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit	
$V_{DDA}$	Analog supply voltage		-	1.62	-	3.6		
V <sub>IN</sub>	Comparator input voltage range		-	0	-	V <sub>DDA</sub>	V	
V <sub>BG</sub> <sup>(2)</sup>	Scaler input voltage	-			V <sub>REFINT</sub>	•		
V <sub>SC</sub>	Scaler offset voltage		-	-	±5	±10	mV	
I <sub>DDA</sub> (SCALER)	Scaler static consumption	BRG_EN=0 (br	ridge disable)	-	200	300	nA	
IDDA(GCALLIX)	from V <sub>DDA</sub>	BRG_EN=1 (br	ridge enable)	-	8.0	1	μΑ	
t <sub>START_SCALER</sub>	Scaler startup time		-	-	100	200	μs	
		High-speed	V <sub>DDA</sub> ≥ 2.7 V	-	-	5		
	Comparator startup time to reach propagation delay	mode	V <sub>DDA</sub> < 2.7 V	-	-	7	μs	
t <sub>START</sub>		Medium mode	V <sub>DDA</sub> ≥ 2.7 V	-	-	15		
	specification		V <sub>DDA</sub> < 2.7 V	-	-	25		
		Ultra-low-power mode		-	-	80		
		High-speed mode	V <sub>DDA</sub> ≥ 2.7 V	-	55	80	ns	
	Propagation delay for		V <sub>DDA</sub> < 2.7 V	-	65	100		
t <sub>D</sub> (3)	200 mV step	Medium mode	V <sub>DDA</sub> ≥ 2.7 V	-	0.55	0.9		
	with 100 mV overdrive	Medium mode	V <sub>DDA</sub> < 2.7 V	-	0.65	1	μs	
		Ultra-low-powe	r mode	-	5	12		
V <sub>offset</sub>	Comparator offset error	Full common mode range	-	-	±5	±20	mV	
		No hysteresis		-	0	-		
.,,	O	Low hysteresis		4	8	16	mV	
V <sub>hys</sub>	Comparator hysteresis	Medium hysteresis		8	15	30		
		High hysteresis		15	27	52		

Table 85. COMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
			Static	-	400	600	
I <sub>DDA</sub> (COMP)		Ultra-low- power mode	With 50 kHz ±100 mV overdrive square signal	-	1200	-	nA
	Comparator consumption from V <sub>DDA</sub>	Medium mode	Static	-	5	7	
			With 50 kHz ±100 mV overdrive square signal	-	6	-	μΑ
			Static	-	70	100	μΛ
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	ı	75	ı	
l <sub>bias</sub>	Comparator input bias current		-	-	_(4)	nA	

- 1. Guaranteed by design, unless otherwise specified.
- 2. Refer to Table 26: Embedded internal voltage reference.
- 3. Guaranteed by characterization results.
- 4. Mostly I/O leakage when used in analog mode. Refer to I<sub>lkg</sub> parameter in Table 70: I/O static characteristics.

# 6.3.22 Operational amplifiers characteristics

Table 86. OPAMP characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>DDA</sub>	Analog supply voltage <sup>(2)</sup>	-	1.8	-	3.6	V	
CMIR	Common mode input range	-	0	-	V <sub>DDA</sub>	V	
VI	Input offset	25 °C, No Load on output.	-	-	±1.5	m\/	
VI <sub>OFFSET</sub>	voltage	All voltage/Temp.	-	-	±3	mV	
A3./I	Input offset	Normal mode	-	±5	-	μV/°C	
ΔVI <sub>OFFSET</sub>	voltage drift	Low-power mode	-	±10	-	] μν/ C	
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 x V <sub>DDA</sub> )	-	-	0.8	1.1	mV	
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 x V <sub>DDA</sub> )	-	-	1	1.35	1110	



Table 86. OPAMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit	
	Dai:	Normal mode	V > 0 V	-	-	500		
I <sub>LOAD</sub>	Drive current	Low-power mode	-V <sub>DDA</sub> ≥2V	-	-	100		
	Drive current in	Normal mode	V > 0.V	-	-	450	μA	
I <sub>LOAD_PGA</sub>	PGA mode	Low-power mode	-V <sub>DDA</sub> ≥2V	-	-	50		
D.	Resistive load (connected to	Normal mode	V <2V	4	-	-		
$R_LOAD$	VSSA or to VDDA)	Low-power mode	- V <sub>DDA</sub> < 2 V	20	-	-	kΩ	
В	Resistive load in PGA mode (connected to	Normal mode	V <sub>DDA</sub> < 2 V	4.5	-	-	K22	
$R_{LOAD\_PGA}$	VSSA or to V <sub>DDA</sub> )	Low-power mode		40	-	-		
$C_{LOAD}$	Capacitive load		-	-	-	50	pF	
CMRR	Common mode	Normal mode		-	-85	-	dB	
CIVIER	rejection ratio	Low-power mode		-	-90	-	uв	
PSRR	Power supply rejection ratio	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC}$	70	85	-	dB	
FSKK		Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega \text{ DC}$	72	90	-	uБ	
		Normal mode	V <sub>DDA</sub> ≥ 2.4 V	550	1600	2200	- kHz	
GBW	Gain Bandwidth	Low-power mode	(OPA_RANGE = 1)	100	420	600		
GBW	Product	Normal mode	V <sub>DDA</sub> < 2.4 V	250	700	950		
		Low-power mode	(OPA_RANGE = 0)	40	180	280		
	Slew rate	Normal mode	V >24V	-	700	-		
SR <sup>(3)</sup>	(from 10 and	Low-power mode	- V <sub>DDA</sub> ≥ 2.4 V	-	180	-	V/ms	
SK**	90% of output voltage)	Normal mode	V <24V	-	300	-	V/IIIS	
	voltage)	Low-power mode	- V <sub>DDA</sub> < 2.4 V	-	80	-		
AO	Open loop gain	Normal mode		55	110	-	dB	
AO	Open loop gain	Low-power mode		45	110	-	uБ	
V (3)	High saturation	Normal mode	I <sub>load</sub> = max or R <sub>load</sub> =	V <sub>DDA</sub> - 100	-	-		
V <sub>OHSAT</sub> <sup>(3)</sup>	voltage	Low-power mode	min Input at V <sub>DDA</sub> .	V <sub>DDA</sub> - 50	-	1	mV	
V. (3)	Low saturation	Normal mode	I <sub>load</sub> = max or R <sub>load</sub> =	-	-	100		
V <sub>OLSAT</sub> <sup>(3)</sup>	voltage	Low-power mode			-	50		
	Dhago marrin	Normal mode	ormal mode		74	-	0	
$\Phi_{m}$	Phase margin	Low-power mode		-	66	-		



DS10198 Rev 8 199/270

Table 86. OPAMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit	
OM	0-1	Normal mode		-	13	-	-10	
GM	Gain margin	Low-power mode		-	20	-	dB	
	Wake up time from OFF state.	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	-	5	10		
t <sub>WAKEUP</sub>		Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega$ follower configuration	-	10	30	μs	
			T <sub>J</sub> ≤ 75 °C	-	-	1		
		Dedicated input	T <sub>J</sub> ≤ 85 °C	-	-	3	1	
I <sub>bias</sub>	OPAMP input	(UFBGA132 only)	T <sub>J</sub> ≤ 105 °C	-	-	8	nA	
bias	bias current		T <sub>J</sub> ≤ 125 °C	-	-	15	10.	
		General purpose input (all packages except UFBGA132)		-	-	_(4)		
		_		-	2	-		
PGA gain <sup>(3)</sup>	Non inverting gain value			-	4	-		
FGA gain.			-	-	8	-		
				-	16	-		
		PGA Gain = 2 PGA Gain = 4		-	80/80	i		
	R2/R1 internal resistance values in PGA mode <sup>(5)</sup>			-	120/ 40	-		
R <sub>network</sub>		PGA Gain = 8		- 140/ 20	-	kΩ/kΩ		
		PGA Gain = 16		-	150/ 10	-		
Delta R	Resistance variation (R1 or R2)		-	-15	-	15	%	
PGA gain error	PGA gain error		-	-1	-	1	%	
		Gain = 2	-	-	GBW/ 2	-		
DOA DIA	PGA bandwidth	Gain = 4	-	-	GBW/ 4	ī	NAL !-	
PGA BW	for different non inverting gain		Gain = 8	-	-	GBW/	-	MHz
		Gain = 16	-	-	GBW/ 16	-		



Table 86. OPAMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Con	Conditions			Max	Unit	
en		Normal mode	at 1 kHz, Output loaded with 4 kΩ	-	500	-		
	Voltage noise density	Low-power mode	at 1 kHz, Output loaded with 20 kΩ	-	600	-	nV/√Hz	
		Normal mode	at 10 kHz, Output loaded with 4 kΩ	-	180	-	110/ 1112	
		Low-power mode	at 10 kHz, Output loaded with 20 kΩ	-	290	-		
I <sub>DDA</sub> (OPAMP) <sup>(3)</sup>	OPAMP	Normal mode	no Load, quiescent	-	120	260		
	consumption from V <sub>DDA</sub>	Low-power mode mode	_	45	100	μΑ		

- 1. Guaranteed by design, unless otherwise specified.
- 2. The temperature range is limited to 0 °C-125 °C when  $V_{DDA}$  is below 2  $\rm V$
- 3. Guaranteed by characterization results.
- 4. Mostly I/O leakage, when used in analog mode. Refer to I<sub>lkg</sub> parameter in *Table 70: I/O static characteristics*.
- R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

DS10198 Rev 8 201/270

#### 6.3.23 Temperature sensor characteristics

**Table 87. TS characteristics** 

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>TS</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(2)</sup>	Average slope	2.3	2.5	2.7	mV/°C
V <sub>30</sub>	Voltage at 30°C (±5 °C) <sup>(3)</sup>	0.742	0.76	0.785	V
t <sub>START</sub> (TS_BUF) <sup>(1)</sup>	Sensor Buffer Start-up time in continuous mode <sup>(4)</sup>	-	8	15	μs
t <sub>START</sub> (1)	Start-up time when entering in continuous mode <sup>(4)</sup>	-	70	120	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	5	-	-	μs
I <sub>DD</sub> (TS) <sup>(1)</sup>	Temperature sensor consumption from $V_{DD}$ , when selected by ADC	-	4.7	7	μΑ

<sup>1.</sup> Guaranteed by design.

#### 6.3.24 **V<sub>BAT</sub>** monitoring characteristics

Table 88. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	39	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	3	-	-
Er <sup>(1)</sup>	Error on Q	-10	-	10	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the VBAT	12	-	-	μs

<sup>1.</sup> Guaranteed by design.

Table 89. V<sub>BAT</sub> charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
R <sub>BC</sub>	Battery	VBRS = 0	-	5	-	kΩ	
	charging resistor	VBRS = 1	-	1.5	-		

<sup>2.</sup> Guaranteed by characterization results.

Measured at  $V_{DDA}$  = 3.0 V ±10 mV. The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte. Refer to *Table 8: Temperature sensor calibration values*.

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

## 6.3.25 LCD controller characteristics

The devices embed a built-in step-up converter to provide a constant LCD reference voltage independently from the  $V_{DD}$  voltage. An external capacitor  $C_{\text{ext}}$  must be connected to the VLCD pin to decouple this converter.

Table 90. LCD controller characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
$V_{LCD}$	LCD external voltage		-	-	3.6		
V <sub>LCD0</sub>	LCD internal reference volta	ge 0	-	2.62	-		
V <sub>LCD1</sub>	LCD internal reference volta	ge 1	-	2.76	-		
V <sub>LCD2</sub>	LCD internal reference volta	ge 2	-	2.89	-		
V <sub>LCD3</sub>	LCD internal reference volta	ge 3	-	3.04	-	V	
V <sub>LCD4</sub>	LCD internal reference volta	ge 4	-	3.19	-		
V <sub>LCD5</sub>	LCD internal reference volta	ge 5	-	3.32	-		
V <sub>LCD6</sub>	LCD internal reference volta	ge 6	-	3.46	-		
V <sub>LCD7</sub>	LCD internal reference volta	ge 7	-	3.62	-		
C <sub>ext</sub>	V <sub>LCD</sub> external capacitance	Buffer OFF (BUFEN=0 is LCD_CR register)	0.2	-	2	μF	
ext	V <sub>CD</sub> external capacitance	Buffer ON (BUFEN=1 is LCD_CR register)	1	-	2	μι	
(2)	Supply current from V <sub>DD</sub> at V <sub>DD</sub> = 2.2 V	Buffer OFF (BUFEN=0 is LCD_CR register)	-	3	-		
I <sub>LCD</sub> <sup>(2)</sup>	Supply current from $V_{DD}$ at $V_{DD} = 3.0 \text{ V}$	Buffer OFF (BUFEN=0 is LCD_CR register)	-	1.5	-	μΑ	
		Buffer OFF (BUFFEN = 0, PON = 0)	-	0.5	-		
	Supply current from V <sub>LCD</sub>	Buffer ON (BUFFEN = 1, 1/2 Bias)	-	0.6	-		
l <sub>VLCD</sub>	(V <sub>LCD</sub> = 3 V)	Buffer ON (BUFFEN = 1, 1/3 Bias)	-	0.8	-	μΑ	
		Buffer ON (BUFFEN = 1, 1/4 Bias)	-	1	-		
R <sub>HN</sub>	Total High Resistor value for	Low drive resistive network	-	5.5	-	МΩ	
R <sub>LN</sub>	Total Low Resistor value for	High drive resistive network	-	240	-	kΩ	
V <sub>44</sub>	Segment/Common highest le	evel voltage	-	$V_{LCD}$	-		
V <sub>34</sub>	Segment/Common 3/4 level	voltage	-	3/4 V <sub>LCD</sub>	-		
V <sub>23</sub>	Segment/Common 2/3 level	voltage	-	2/3 V <sub>LCD</sub>	-		
V <sub>12</sub>	Segment/Common 1/2 level	voltage	ı	1/2 V <sub>LCD</sub>	-	V	
V <sub>13</sub>	Segment/Common 1/3 level	voltage	-	1/3 V <sub>LCD</sub>	-		
V <sub>14</sub>	Segment/Common 1/4 level	voltage	ı	1/4 V <sub>LCD</sub>	-		
V <sub>0</sub>	Segment/Common lowest le	vel voltage	-	0	-		



DS10198 Rev 8 203/270

- 1. Guaranteed by design.
- 2. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

577

### 6.3.26 DFSDM characteristics

Unless otherwise specified, the parameters given in *Table 91* for DFSDM are derived from tests performed under the ambient temperature,  $f_{APB2}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 23: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>


Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (DFSDM1\_CKINy, DFSDM1\_DATINy, DFSDM1\_CKOUT for DFSDM).

Table 91. DFSDM characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>DFSDMCLK</sub>	DFSDM clock	-	-	-	f <sub>SYSCLK</sub>	
f <sub>CKIN</sub> (1/T <sub>CKIN</sub> )	Input clock frequency	SPI mode (SITP[1:0] = 01)	-	-	20 (f <sub>DFSDMCLK</sub> /4)	MHz
f <sub>CKOUT</sub>	Output clock frequency	-	-	-	20	MHz
DuCy <sub>CKOUT</sub>	Output clock frequency duty cycle	-	45	50	55	%
t <sub>wh(CKIN)</sub> t <sub>wl(CKIN)</sub>	Input clock high and low time	SPI mode (SITP[1:0] = 01), External clock mode (SPICKSEL[1:0] = 0)	T <sub>CKIN</sub> /2-0.5	T <sub>CKIN</sub> /2	-	
t <sub>su</sub>	Data input setup time	SPI mode (SITP[1:0]=01), External clock mode (SPICKSEL[1:0] = 0)	0	-	-	
t <sub>h</sub>	Data input hold time	SPI mode (SITP[1:0]=01), External clock mode (SPICKSEL[1:0] = 0)	2	-	-	ns
T <sub>Manchester</sub>	Manchester data period (recovered clock period)	Manchester mode (SITP[1:0] = 10 or 11), Internal clock mode (SPICKSEL[1:0] ≠ 0)	(CKOUT DIV+1) x T <sub>DFSDMCLK</sub>	-	(2 x CKOUTDIV) x T <sub>DFSDMCLK</sub>	

<sup>1.</sup> Guaranteed by characterization results.

DS10198 Rev 8 205/270



## 6.3.27 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to *Section 6.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).



Conditions Min **Symbol Parameter** Max Unit t<sub>TIMxCLK</sub> Timer resolution time t<sub>res(TIM)</sub>  $f_{TIMxCLK}$  = 80 MHz 12.5 ns 0  $f_{TIMxCLK}/2$ MHz Timer external clock  $f_{EXT}$ frequency on CH1 to CH4  $f_{TIMxCLK}$  = 80 MHz 0 40 MHz TIMx (except TIM2 16 and TIM5) Timer resolution bit Res<sub>TIM</sub> TIM2 and TIM5 32

1

0.0125

65536

819.2

65536 × 65536

53.68

t<sub>TIMxCLK</sub>

μs

t<sub>TIMxCLK</sub>

s

Table 92. TIMx<sup>(1)</sup> characteristics

16-bit counter clock

with 32-bit counter

Maximum possible count

period

tCOUNTER

t<sub>MAX\_COUNT</sub>

Table 93. IWDG min/max timeout period at 32 kHz (LSI)<sup>(1)</sup>

 $f_{TIMxCLK}$  = 80 MHz

 $f_{TIMxCLK}$  = 80 MHz

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there
is always a full RC period of uncertainty.

Table 94. WWDG min/max timeout value at 80 MHz (PCLK)

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0512	3.2768	
2	1	0.1024	6.5536	me
4	2	0.2048	13.1072	ms
8	3	0.4096	26.2144	



DS10198 Rev 8 207/270

<sup>1.</sup> TIMx is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.

### 6.3.28 Communication interfaces characteristics

# I<sup>2</sup>C interface characteristics

The I2C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0351 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DDIOx</sub> is disabled, but is still present. Only FT\_f I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 95. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below  $t_{\mathsf{AF}(\mathsf{min})}$  are filtered.
- 3. Spikes with widths above  $t_{\text{AF}(\text{max})}$  are not filtered

### **SPI** characteristics

Unless otherwise specified, the parameters given in *Table 96* for SPI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 23: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 96. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode receiver/full duplex 2.7 < V <sub>DD</sub> < 3.6 V Voltage Range 1			24	
		Master mode receiver/full duplex 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1			13	
		Master mode transmitter 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1			40	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode receiver 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1	-	-	40	MHz
		Slave mode transmitter/full duplex 2.7 < V <sub>DD</sub> < 3.6 V Voltage Range 1			26 <sup>(2)</sup>	
		Slave mode transmitter/full duplex 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1			16 <sup>(2)</sup>	
		Voltage Range 2			13	
		1.08 < V <sub>DDIO2</sub> < 1.32 V <sup>(3)</sup>			8	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI prescaler = 2	4 <sub>x</sub> T <sub>PCLK</sub>	-	-	ns
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI prescaler = 2	2 <sub>x</sub> T <sub>PCLK</sub>	-	-	ns
$\begin{array}{c} t_{w(\text{SCKH})} \\ t_{w(\text{SCKL})} \end{array}$	SCK high and low time	Master mode	T <sub>PCLK</sub> -2	T <sub>PCLK</sub>	T <sub>PCLK</sub> +2	ns
t <sub>su(MI)</sub>	Data input actus time	Master mode	3.5	-	-	no
t <sub>su(SI)</sub>	Data input setup time	Slave mode	3	-	-	ns
t <sub>h(MI)</sub>	Data input hald time	Master mode	6.5	-	-	no
t <sub>h(SI)</sub>	Data input hold time	Slave mode	3	-	-	ns
t <sub>a(SO)</sub>	Data output access time	Slave mode	9	-	36	ns
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	9	-	16	ns



DS10198 Rev 8 209/270


Table 96. SPI characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Slave mode 2.7 < V <sub>DD</sub> < 3.6 V Voltage Range 1	-	12.5	19	
t <sub>v(SO)</sub>		Slave mode 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1	-	12.5	30	
	Data output valid time	Slave mode 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 2	-	12.5	33	ns
-		Slave mode 1.08 < V <sub>DDIO2</sub> < 1.32 V <sup>(3)</sup>	-	25	62.5	
t <sub>v(MO)</sub>		Master mode	-	2.5	12.5	
t <sub>h(SO)</sub>		Slave mode	9	-	-	
-	Data output hold time	Slave mode 1.08 < V <sub>DDIO2</sub> < 1.32 V <sup>(3)</sup>	24	-	-	ns
t <sub>h(MO)</sub>		Master mode	0	-	-	

<sup>1.</sup> Guaranteed by characterization results.

3. SPI mapped on Port G.

Figure 35. SPI timing diagram - slave mode and CPHA = 0



577

Maximum frequency in Slave transmitter mode is determined by the sum of t<sub>v(SO)</sub> and t<sub>su(MI)</sub> which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t<sub>su(MI)</sub> = 0 while Duty(SCK) = 50 %.




Figure 36. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are done at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ .




Figure 37. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}.$ 

57

DS10198 Rev 8 211/270

### **Quad SPI characteristics**

Unless otherwise specified, the parameters given in *Table 97* and *Table 98* for Quad SPI are derived from tests performed under the ambient temperature, f<sub>AHB</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in *Table 23: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 15 or 20 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 97. Quad SPI characteristics in SDR mode<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 20 pF Voltage Range 1	-	-	40	
F <sub>CK</sub>	Quad SPI clock frequency	1.71 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 15 pF Voltage Range 1	-	-	48	MHz
1/t <sub>(CK)</sub>	Quad SF1 clock frequency	2.7 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 15 pF Voltage Range 1	-	-	60	IVII IZ
		1.71 < V <sub>DD</sub> < 3.6 V C <sub>LOAD</sub> = 20 pF Voltage Range 2	-	-	26	
t <sub>w(CKH)</sub>	Quad SPI clock high and	f - 48 MHz proce-0	t <sub>(CK)</sub> /2-2	-	t <sub>(CK)</sub> /2	
t <sub>w(CKL)</sub>	low time	f <sub>AHBCLK</sub> = 48 MHz, presc=0	t <sub>(CK)</sub> /2	-	t <sub>(CK)</sub> /2+2	
+	Data input actus time	Voltage Range 1	4	-	-	
t <sub>s(IN)</sub>	Data input setup time	Voltage Range 2	3.5	-	-	
+	Data input hold time	Voltage Range 1	5.5	-	-	ns
t <sub>h(IN)</sub>	Data input noid time	Voltage Range 2	6.5	-	-	115
+	Data output valid time	Voltage Range 1	-	2.5	5	
t <sub>v(OUT)</sub>	Data output valid time	Voltage Range 2	-	3	5	
+	Data output hold time	Voltage Range 1	1.5	-	-	
t <sub>h(OUT)</sub>	Data output hold time	Voltage Range 2	2	-	-	

<sup>1.</sup> Guaranteed by characterization results.

577

Table 98. QUADSPI characteristics in DDR mode<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$1.71 < V_{DD} < 3.6 \text{ V}, C_{LOAD} = 20 \text{ pF}$ Voltage Range 1		-	40	
F <sub>CK</sub>	Quad SPI clock	2 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 20 pF Voltage Range 1	-	-	48	MHz
1/t <sub>(CK)</sub>	frequency	1.71 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 15 pF Voltage Range 1	-	-	48	IVITIZ
		1.71 < V <sub>DD</sub> < 3.6 V C <sub>LOAD</sub> = 20 pF Voltage Range 2	-	-	26	
t <sub>w(CKH)</sub>	Quad SPI clock high	f <sub>AHBCLK</sub> = 48 MHz, presc=0	t <sub>(CK)</sub> /2-2	-	t <sub>(CK)</sub> /2	
t <sub>w(CKL)</sub>	and low time	I AHBCLK - 40 Mil 12, presc-o	t <sub>(CK)</sub> /2	-	t <sub>(CK)</sub> /2+2	
$t_{sf(IN)};t_{sr(IN)}$	Data input setup time	Voltage Range 1 and 2	3.5	-	-	
t <sub>hf(IN)</sub> ; t <sub>hr(IN)</sub>	Data input hold time	Vollage Kange Tanu Z	6.5	-	-	no
4 .4	Data output valid time	Voltage Range 1		11	12	ns
t <sub>vf(OUT)</sub> ;t <sub>vr(OUT)</sub>	Data output valid time	Voltage Range 2	-	15	19	
4	Data output hold time	Voltage Range 1	6	-		
t <sub>hf(OUT)</sub> ; t <sub>hr(OUT)</sub>	Data output hold time	Voltage Range 2	8	-		

<sup>1.</sup> Guaranteed by characterization results.

Figure 38. Quad SPI timing diagram - SDR mode





Figure 39. Quad SPI timing diagram - DDR mode



5

DS10198 Rev 8

213/270

### **SAI** characteristics

Unless otherwise specified, the parameters given in *Table 99* for SAI are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 23: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).

Table 99. SAI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCLK</sub>	SAI Main clock output	-	-	50	MHz
		Master transmitter 2.7 ≤ V <sub>DD</sub> ≤ 3.6 Voltage Range 1	-	18.5	
		Master transmitter 1.71 ≤ V <sub>DD</sub> ≤ 3.6 Voltage Range 1	-	12.5	
		Master receiver Voltage Range 1	-	25	
f <sub>CK</sub>	SAI clock frequency <sup>(2)</sup>	Slave transmitter 2.7 ≤ V <sub>DD</sub> ≤ 3.6 Voltage Range 1	-	22.5	MHz
		Slave transmitter 1.71 ≤ V <sub>DD</sub> ≤ 3.6 Voltage Range 1	-	14.5	
		Slave receiver Voltage Range 1	-	25	
		Voltage Range 2	-	12.5	
	FS valid time	Master mode $2.7 \le V_{DD} \le 3.6$	-	22	
t <sub>v(FS)</sub>	rs valid time	Master mode 1.71 ≤ V <sub>DD</sub> ≤ 3.6	-	40	ns
t <sub>h(FS)</sub>	FS hold time	Master mode	10	-	ns
t <sub>su(FS)</sub>	FS setup time	Slave mode	1	-	ns
t <sub>h(FS)</sub>	FS hold time	Slave mode	2	-	ns
t <sub>su(SD_A_MR)</sub>	Data input setup time	Master receiver	2.5	-	ns
t <sub>su(SD_B_SR)</sub>	Data input Setup tilile	Slave receiver	3	-	115
t <sub>h(SD_A_MR)</sub>	Data input hold time	Master receiver	8	-	ns
t <sub>h(SD_B_SR)</sub>	Data input noid time	Slave receiver	4	-	113



rabio do: o/ ii orial actorication (contantada)						
Symbol	Parameter	Conditions	Min	Max	Unit	
+	Data output valid time	Slave transmitter (after enable edge) $2.7 \le V_{DD} \le 3.6$	-	22	ns	
t <sub>v(SD_B_ST)</sub>	Data output valid time	Slave transmitter (after enable edge) $1.71 \le V_{DD} \le 3.6$	-	34	113	
t <sub>h(SD_B_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	10	-	ns	
t	Data output valid time	Master transmitter (after enable edge) $2.7 \le V_{DD} \le 3.6$	ı	27	ns	
t <sub>v(SD_A_MT)</sub>	Data output valid time	Master transmitter (after enable edge) $1.71 \le V_{DD} \le 3.6$	-	40	115	
t <sub>h(SD_A_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	10	-	ns	

Table 99. SAI characteristics<sup>(1)</sup> (continued)

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.




Figure 40. SAI master timing waveforms




Figure 41. SAI slave timing waveforms

### **SDMMC** characteristics

Unless otherwise specified, the parameters given in *Table 100* for SDIO are derived from tests performed under the ambient temperature,  $f_{PCLK_X}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 23: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output characteristics.

Table 100. SD / MMC dynamic characteristics,  $V_{DD}$ =2.7 V to 3.6  $V^{(1)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	4/3	-
t <sub>W(CKL)</sub>	Clock low time	f <sub>PP</sub> = 50 MHz	8	10	-	ns
t <sub>W(CKH)</sub>	Clock high time	f <sub>PP</sub> = 50 MHz	8	10	-	ns
CMD, D inpu	ts (referenced to CK) in MMC and SD H	S mode				
t <sub>ISU</sub>	Input setup time HS	f <sub>PP</sub> = 50 MHz	2	-	-	ns
t <sub>IH</sub>	Input hold time HS	f <sub>PP</sub> = 50 MHz	4.5	-	-	ns
CMD, D outp	uts (referenced to CK) in MMC and SD	HS mode				
t <sub>OV</sub>	Output valid time HS	f <sub>PP</sub> = 50 MHz	-	12	14	ns
t <sub>OH</sub>	Output hold time HS	f <sub>PP</sub> = 50 MHz	9	-	-	ns
CMD, D inpu	ts (referenced to CK) in SD default mod	le				
t <sub>ISUD</sub>	Input setup time SD	f <sub>PP</sub> = 50 MHz	2	-	-	ns
t <sub>IHD</sub>	Input hold time SD	f <sub>PP</sub> = 50 MHz	4.5	-	-	ns



Table 100. SD / MMC dynamic characteristics,  $V_{DD}$ =2.7 V to 3.6  $V^{(1)}$  (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
CMD, D outputs (referenced to CK) in SD default mode									
t <sub>OVD</sub>	Output valid default time SD	f <sub>PP</sub> = 50 MHz	-	4.5	5	ns			
t <sub>OHD</sub>	Output hold default time SD	f <sub>PP</sub> = 50 MHz	0	-	-	ns			

<sup>1.</sup> Guaranteed by characterization results.

Table 101. eMMC dynamic characteristics,  $V_{DD}$  = 1.71 V to 1.9  $V^{(1)(2)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz			
-	SDIO_CK/f <sub>PCLK2</sub> frequency ratio	-	-	-	4/3	-			
t <sub>W(CKL)</sub>	Clock low time	f <sub>PP</sub> = 50 MHz	8	10	-	ns			
t <sub>W(CKH)</sub>	Clock high time	f <sub>PP</sub> = 50 MHz	8	10	-	ns			
CMD, D inputs (referenced to CK) in eMMC mode									
t <sub>ISU</sub>	Input setup time HS	f <sub>PP</sub> = 50 MHz	0	ı	ı	ns			
t <sub>IH</sub>	Input hold time HS	f <sub>PP</sub> = 50 MHz	5	ı	-	ns			
CMD, D outputs (referenced to CK) in eMMC mode									
t <sub>OV</sub>	Output valid time HS	f <sub>PP</sub> = 50 MHz	ı	13.5	15.5	ns			
t <sub>OH</sub>	Output hold time HS	f <sub>PP</sub> = 50 MHz	9	-	-	ns			

<sup>1.</sup> Guaranteed by characterization results.

Figure 42. SDIO high-speed mode tW(CKH) tW(CKL) CK tov D, CMD (output) tisu D, CMD (input) ai14887

DS10198 Rev 8 217/270

<sup>2.</sup>  $C_{LOAD} = 20pF$ .

CK
D, CMD
(output)

Figure 43. SD default mode

#### **USB OTG full speed (FS) characteristics**

The STM32L476xx USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
V <sub>DDUSB</sub>	USB OTG full speed transceiver operating voltage	-	3.0 <sup>(2)</sup>	-	3.6	V
V <sub>DI</sub> <sup>(3)</sup>	Differential input sensitivity	Over VCM range	0.2	-	-	
V <sub>CM</sub> <sup>(3)</sup>	Differential input common mode range	Includes V <sub>DI</sub> range	0.8	ı	2.5	٧
V <sub>SE</sub> <sup>(3)</sup>	Single ended receiver input threshold	-	0.8	-	2.0	
V <sub>OL</sub>	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	-	-	0.3	V
V <sub>OH</sub>	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8	-	3.6	V
R <sub>PD</sub> <sup>(3)</sup>	Pull down resistor on PA11, PA12 (USB_FS_DP/DM)	$V_{IN} = V_{DD}$	14.25	ı	24.8	kΩ
	Pull Up Resistor on PA12 (USB_FS_DP)	V <sub>IN</sub> = V <sub>SS</sub> , during idle	0.9	1.25	1.575	kΩ
R <sub>PU</sub> <sup>(3)</sup>	Pull Up Resistor on PA12 (USB_FS_DP)	V <sub>IN</sub> = V <sub>SS</sub> during reception	1.425	2.25	3.09	kΩ
	Pull Up Resistor on PA10 (OTG_FS_ID)	-	-	-	14.5	kΩ

Table 102. USB OTG DC electrical characteristics

- 1. All the voltages are measured from the local ground potential.
- 2. The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V  $V_{DD}$  voltage range.
- 3. Guaranteed by design.
- 4.  $R_L$  is the load connected on the USB OTG full speed drivers.

Note:

When VBUS sensing feature is enabled, PA9 should be left at its default state (floating input), not as alternate function. A typical 200  $\mu$ A current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 when the feature is enabled.



Differential data lines

VCRS

VSS

tf 

tr 

ai14137b

Figure 44. USB OTG timings – definition of data signal rise and fall time

Table 103. USB OTG electrical characteristics<sup>(1)</sup>

Driver characteristics								
Symbol	Parameter	Conditions	Min	Max	Unit			
t <sub>rLS</sub>	Rise time in LS <sup>(2)</sup>	C <sub>L</sub> = 200 to 600 pF	75	300	ns			
t <sub>fLS</sub>	Fall time in LS <sup>(2)</sup>	C <sub>L</sub> = 200 to 600 pF	75	300	ns			
t <sub>rfmLS</sub>	Rise/ fall time matching in LS	t <sub>r</sub> /t <sub>f</sub>	80	125	%			
t <sub>rFS</sub>	Rise time in FS <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns			
t <sub>fFS</sub>	Fall time in FS <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns			
t <sub>rfmFS</sub>	Rise/ fall time matching in FS	t <sub>r</sub> /t <sub>f</sub>	90	111	%			
V <sub>CRS</sub>	Output signal crossover voltage (LS/FS)	-	1.3	2.0	V			
Z <sub>DRV</sub>	Output driver impedance <sup>(3)</sup>	Driving high or low	28	44	Ω			

<sup>1.</sup> Guaranteed by design.

Table 104. USB BCD DC electrical characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	Primary detection mode consumption	-	-	-	300	μA
IDD(USBBCD)	Secondary detection mode consumption	-	-	-	300	μA
RDAT_LKG	Data line leakage resistance	-	300	-	-	kΩ
VDAT_LKG	Data line leakage voltage	-	0.0	-	3.6	٧
RDCP_DAT	Dedicated charging port resistance across D+/D-	-	-	1	200	Ω
VLGC_HI	Logic high	-	2.0	-	3.6	٧
VLGC_LOW	Logic low	-	-	-	0.8	V
VLGC	Logic threshold	-	0.8	-	2.0	٧



DS10198 Rev 8 219/270

Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching impedance is included in the embedded driver.


Table 104. USB BCD DC electrical characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
VDAT_REF	Data detect voltage	-	0.25	-	0.4	V
VDP_SRC	D+ source voltage	-	0.5	-	0.7	V
VDM_SRC	D- source voltage	-	0.5	-	0.7	V
IDP_SINK	D+ sink current	-	25	-	175	μΑ
IDM_SINK	D- sink current	-	25	-	175	μΑ

<sup>1.</sup> Guaranteed by design.

### CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN\_TX and CAN\_RX).



#### 6.3.29 FSMC characteristics

Unless otherwise specified, the parameters given in *Table 105* to *Table 118* for the FMC interface are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 23*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to *Section 6.3.14: I/O port characteristics* for more details on the input/output characteristics.

#### Asynchronous waveforms and timings

Figure 45 through Figure 48 represent asynchronous waveforms and Table 105 through Table 112 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.



DS10198 Rev 8 221/270




Figure 45. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms



Table 105. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	2T <sub>HCLK</sub> -0.5	2T <sub>HCLK</sub> +0.5	
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	0	1	
t <sub>w(NOE)</sub>	FMC_NOE low time	2T <sub>HCLK</sub> -0.5	2T <sub>HCLK</sub> +1	
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	0	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	3.5	
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high	0	-	
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	2	ns
t <sub>h(BL_NOE)</sub>	FMC_BL hold time after FMC_NOE high	0	-	115
t <sub>su(Data_NE)</sub>	Data to FMC_NEx high setup time	T <sub>HCLK</sub> -1	-	
t <sub>su(Data_NOE)</sub>	Data to FMC_NOEx high setup time	T <sub>HCLK</sub> -0.5	-	
t <sub>h(Data_NOE)</sub>	Data hold time after FMC_NOE high	0	-	
t <sub>h(Data_NE)</sub>	Data hold time after FMC_NEx high	0	-	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	-	1	
t <sub>w(NADV)</sub>	FMC_NADV low time	-	T <sub>HCLK</sub> +0.5	

<sup>1.</sup> CL = 30 pF.

Table 106. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	7T <sub>HCLK</sub> -0.5	7T <sub>HCLK</sub> +0.5	
t <sub>w(NOE)</sub>	FMC_NWE low time	5T <sub>HCLK</sub> -0.5	5T <sub>HCLK</sub> +0.5	
t <sub>w(NWAIT)</sub>	FMC_NWAIT low time	T <sub>HCLK</sub> -0.5	-	ns
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	5T <sub>HCLK</sub> +2	-	
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub>	-	

<sup>1.</sup> CL = 30 pF.

<sup>2.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by characterization results.




Figure 46. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

Table 107. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	3T <sub>HCLK</sub> -1	3T <sub>HCLK</sub> +2	
t <sub>v(NWE_NE)</sub>	FMC_NEx low to FMC_NWE low	T <sub>HCLK</sub> -0.5	T <sub>HCLK</sub> +1.5	
t <sub>w(NWE)</sub>	FMC_NWE low time	T <sub>HCLK</sub> -1	T <sub>HCLK</sub> +1	
t <sub>h(NE_NWE)</sub>	FMC_NWE high to FMC_NE high hold time	T <sub>HCLK</sub> -0.5	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	0	
t <sub>h(A_NWE)</sub>	Address hold time after FMC_NWE high	T <sub>HCLK</sub> -1	-	ns
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	1.5	115
t <sub>h(BL_NWE)</sub>	FMC_BL hold time after FMC_NWE high	T <sub>HCLK</sub> -0.5	-	
t <sub>v(Data_NE)</sub>	Data to FMC_NEx low to Data valid	-	T <sub>HCLK</sub> +4	
t <sub>h(Data_NWE)</sub>	Data hold time after FMC_NWE high	T <sub>HCLK</sub> +1	-	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low		1	
t <sub>w(NADV)</sub>	FMC_NADV low time	_	T <sub>HCLK</sub> +0.5	

<sup>1.</sup> CL = 30 pF.


<sup>2.</sup> Guaranteed by characterization results.

Table 108. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit	
t <sub>w(NE)</sub>	FMC_NE low time	8T <sub>HCLK</sub> +0.5	8T <sub>HCLK</sub> +0.5		
t <sub>w(NWE)</sub>	FMC_NWE low time	6T <sub>HCLK</sub> -0.5	6T <sub>HCLK</sub> +0.5	ne	
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	6T <sub>HCLK</sub> +2	-	ns	
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub> +2	-		

- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.

Figure 47. Asynchronous multiplexed PSRAM/NOR read waveforms



DS10198 Rev 8 225/270

STM32L476xx **Electrical characteristics** 

Table 109. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	3T <sub>HCLK</sub> -0.5	3T <sub>HCLK</sub> +2	
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	2T <sub>HCLK</sub> -0.5	2T <sub>HCLK</sub> +0.5	
t <sub>w(NOE)</sub>	FMC_NOE low time	T <sub>HCLK</sub> +0.5	T <sub>HCLK</sub> +1	
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	0	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	3	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	0	1	
t <sub>w(NADV)</sub>	FMC_NADV low time	T <sub>HCLK</sub> -0.5	T <sub>HCLK</sub> +1	
t <sub>h(AD_NADV)</sub>	FMC_AD(address) valid hold time after FMC_NADV high	0	-	ns
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high	T <sub>HCLK</sub> -0.5	-	
t <sub>h(BL_NOE)</sub>	FMC_BL time after FMC_NOE high	0	-	
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	2	
t <sub>su(Data_NE)</sub>	Data to FMC_NEx high setup time	T <sub>HCLK</sub> -2	-	
t <sub>su(Data_NOE)</sub>	Data to FMC_NOE high setup time	T <sub>HCLK</sub> -1	-	
t <sub>h(Data_NE)</sub>	Data hold time after FMC_NEx high	0	-	
t <sub>h(Data_NOE)</sub>	Data hold time after FMC_NOE high	0	-	

<sup>1.</sup> CL = 30 pF.

Table 110. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	8T <sub>HCLK</sub> +2	8T <sub>HCLK</sub> +4	
t <sub>w(NOE)</sub>	FMC_NWE low time	5T <sub>HCLK</sub> -1	5T <sub>HCLK</sub> +1.5	ns
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	5T <sub>HCLK</sub> +1.5	-	113
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub> +1	-	

<sup>1.</sup> CL = 30 pF.

Downloaded from Arrow.com.

DS10198 Rev 8 226/270

<sup>2.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by characterization results.




Figure 48. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 111. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	4T <sub>HCLK</sub> -0.5	4T <sub>HCLK</sub> +2	
t <sub>v(NWE_NE)</sub>	FMC_NEx low to FMC_NWE low	T <sub>HCLK</sub> -0.5	T <sub>HCLK</sub> +1	
t <sub>w(NWE)</sub>	FMC_NWE low time	2xT <sub>HCLK</sub> -1.5	2xT <sub>HCLK</sub> +1. 5	
t <sub>h(NE_NWE)</sub>	FMC_NWE high to FMC_NE high hold time	T <sub>HCLK</sub> -0.5	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	3	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	0	1	
t <sub>w(NADV)</sub>	FMC_NADV low time	T <sub>HCLK</sub> -0.5	T <sub>HCLK</sub> +1	ns
t <sub>h(AD_NADV)</sub>	FMC_AD(adress) valid hold time after FMC_NADV high	T <sub>HCLK</sub> -2	-	
t <sub>h(A_NWE)</sub>	Address hold time after FMC_NWE high	T <sub>HCLK</sub> -1	-	
t <sub>h(BL_NWE)</sub>	FMC_BL hold time after FMC_NWE high	T <sub>HCLK</sub> +0.5	-	
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	1.5	
t <sub>v(Data_NADV)</sub>	FMC_NADV high to Data valid	-	T <sub>HCLK</sub> +4	
t <sub>h(Data_NWE)</sub>	Data hold time after FMC_NWE high	T <sub>HCLK</sub> +0.5	-	

<sup>1.</sup> CL = 30 pF.

Table 112. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	9T <sub>HCLK</sub> -0.5	9T <sub>HCLK</sub> +2	
t <sub>w(NWE)</sub>	FMC_NWE low time	7T <sub>HCLK</sub> -1.5	7T <sub>HCLK</sub> +1.5	ns
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	6T <sub>HCLK</sub> +2	-	
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub> -3	-	

<sup>1.</sup> CL = 30 pF.

#### Synchronous waveforms and timings

Figure 49 through Figure 52 represent synchronous waveforms and Table 113 through Table 116 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC\_BurstAccessMode\_Enable
- MemoryType = FMC\_MemoryType\_CRAM
- WriteBurst = FMC\_WriteBurst\_Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM



<sup>2.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by characterization results.

In all timing tables, the  $T_{\mbox{\scriptsize HCLK}}$  is the HCLK clock period.




Figure 49. Synchronous multiplexed NOR/PSRAM read timings

Table 113. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

Symbol	Parameter	Max	Unit	
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> -1	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t <sub>d(CLKH_NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> +0.5	ı	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	2.5	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	1	ı	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	3.5	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625) T <sub>HCL</sub>		-	
t <sub>d(CLKL-NOEL)</sub>	FMC_CLK low to FMC_NOE low -		1.5	ns
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to FMC_NOE high T <sub>H</sub>		-	
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to FMC_AD[15:0] valid	-	4	
t <sub>d(CLKL-ADIV)</sub>	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t <sub>su(ADV-CLKH)</sub>	FMC_A/D[15:0] valid data before FMC_CLK high	0	-	
t <sub>h(CLKH-ADV)</sub>	FMC_A/D[15:0] valid data after FMC_CLK high	2.5	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	0	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	4	-	

<sup>1.</sup> CL = 30 pF.

47/

<sup>2.</sup> Guaranteed by characterization results.




Figure 50. Synchronous multiplexed PSRAM write timings

Table 114. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit	
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> -1	-		
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2		
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> +0.5	-		
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	2.5		
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	1	-		
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	FMC_CLK low to FMC_Ax valid (x=1625)			
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	h to FMC_Ax invalid (x=1625) T <sub>HCLK</sub>			
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to FMC_NWE low	C_CLK low to FMC_NWE low -		ns	
t <sub>d(CLKH-NWEH)</sub>	FMC_CLK high to FMC_NWE high T <sub>HCLK</sub> +1		-	115	
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to FMC_AD[15:0] valid -		4		
t <sub>d(CLKL-ADIV)</sub>	FMC_CLK low to FMC_AD[15:0] invalid 0		-		
t <sub>d(CLKL-DATA)</sub>	FMC_A/D[15:0] valid data after FMC_CLK low -		5.5		
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to FMC_NBL low -		2.5		
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to FMC_NBL high	T <sub>HCLK</sub> +1	-		
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	0	-		
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	4	-		

<sup>1.</sup> CL = 30 pF.



<sup>2.</sup> Guaranteed by characterization results.




Figure 51. Synchronous non-multiplexed NOR/PSRAM read timings


Table 115. Synchronous non-multiplexed NOR/PSRAM read timings  $^{(1)(2)}$ 

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub>	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2.5	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> -0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	2	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high 0.8		-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)		3.5	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625) T <sub>HCLK</sub>		-	ns
t <sub>d(CLKL-NOEL)</sub>	FMC_CLK low to FMC_NOE low -		2	
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to FMC_NOE high	MC_CLK high to FMC_NOE high T <sub>HCLK</sub> -0.5 -		
t <sub>su(DV-CLKH)</sub>	FMC_D[15:0] valid data before FMC_CLK high	data before FMC_CLK high 0 -		
t <sub>h(CLKH-DV)</sub>	FMC_D[15:0] valid data after FMC_CLK high 5		-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	0	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	4	-	]



DS10198 Rev 8 233/270

- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.





MSv38002V1

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> -0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> +0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	2	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	2.5	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)		5	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625) T <sub>HCLK</sub> -1		-	ns
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to FMC_NWE low	-	2	115
t <sub>d(CLKH-NWEH)</sub>	FMC_CLK high to FMC_NWE high T <sub>HCL</sub>		-	
t <sub>d(CLKL-Data)</sub>	FMC_D[15:0] valid data after FMC_CLK low	-	4.5	
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to FMC_NBL low 1.5		-	
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to FMC_NBL high	T <sub>HCLK</sub> +1	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	0	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	4	-	

Table 116. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)</sup>

#### NAND controller waveforms and timings

Figure 53 through Figure 56 represent synchronous waveforms, and Table 117 and Table 118 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- COM.FMC\_SetupTime = 0x02
- COM.FMC\_WaitSetupTime = 0x03
- COM.FMC\_HoldSetupTime = 0x02
- COM.FMC\_HiZSetupTime = 0x03
- ATT.FMC\_SetupTime = 0x01
- ATT.FMC\_WaitSetupTime = 0x03
- ATT.FMC\_HoldSetupTime = 0x02
- ATT.FMC HiZSetupTime = 0x03
- Bank = FMC\_Bank\_NAND
- MemoryDataWidth = FMC\_MemoryDataWidth\_16b
- ECC = FMC\_ECC\_Enable
- ECCPageSize = FMC\_ECCPageSize\_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.



DS10198 Rev 8 235/270

<sup>1.</sup> CL = 30 pF.

<sup>2.</sup> Guaranteed by characterization results.

FMC\_NCEX

ALE (FMC\_A17)
CLE (FMC\_A16)

FMC\_NWE


FMC\_NOE (NRE)

Th(NOE-ALE)

FMC\_D[15:0]

MSv38003V1

Figure 53. NAND controller waveforms for read access







Figure 55. NAND controller waveforms for common memory read access



57




Figure 56. NAND controller waveforms for common memory write access

Table 117. Switching characteristics for NAND Flash read cycles<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
T <sub>w(N0E)</sub>	FMC_NOE low width	4T <sub>HCLK</sub> -1	4T <sub>HCLK</sub> +1	
T <sub>su(D-NOE)</sub>	FMC_D[15-0] valid data before FMC_NOE high	16	-	
T <sub>h(NOE-D)</sub>	FMC_D[15-0] valid data after FMC_NOE high	6	-	ns
T <sub>d(NCE-NOE)</sub>	FMC_NCE valid before FMC_NOE low	-	3T <sub>HCLK</sub> +1	
T <sub>h(NOE-ALE)</sub>	FMC_NOE high to FMC_ALE invalid	2T <sub>HCLK</sub> -2	-	

<sup>1.</sup> CL = 30 pF.

Table 118. Switching characteristics for NAND Flash write cycles<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
T <sub>w(NWE)</sub>	FMC_NWE low width	4T <sub>HCLK</sub> -1	4T <sub>HCLK</sub> +1	
T <sub>v(NWE-D)</sub>	FMC_NWE low to FMC_D[15-0] valid	-	2.5	
T <sub>h(NWE-D)</sub>	FMC_NWE high to FMC_D[15-0] invalid	3T <sub>HCLK</sub> -4	-	ns
T <sub>d(D-NWE)</sub>	FMC_D[15-0] valid before FMC_NWE high 5T <sub>HCLK</sub> -3 -		1	113
T <sub>d(NCE_NWE)</sub>	FMC_NCE valid before FMC_NWE low - 3T <sub>HCLK</sub> +		3T <sub>HCLK</sub> +1	
T <sub>h(NWE-ALE)</sub>	FMC_NWE high to FMC_ALE invalid	2T <sub>HCLK</sub> -2	-	

<sup>1.</sup> CL = 30 pF.

2. Guaranteed by characterization results.

5

DS10198 Rev 8 237/270

<sup>2.</sup> Guaranteed by characterization results.

#### 6.3.30 SWPMI characteristics

The Single Wire Protocol Master Interface (SWPMI) and the associated SWPMI\_IO transceiver are compliant with the ETSI TS 102 613 technical specification.

Table 119. SWPMI electrical characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>SWPSTART</sub>	SWPMI regulator startup time	SWP Class B $2.7 \text{ V} \le \text{V}_{DD} \le 3.3 \text{V}$	i	ı	300	μs
t CMD bit directions		V <sub>CORE</sub> voltage range 1	500	ı	-	ns
t <sub>SWPBIT</sub> SWP b	SVVI DIL GUI ALIOTI	V <sub>CORE</sub> voltage range 2	620	ı	-	110


<sup>1.</sup> Guaranteed by design.



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

# 7.1 LQFP144 package information



1. Drawing is not to scale.

DS10198 Rev 8 239/270

Package information STM32L476xx

Table 120. LQFP - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data

Symphol	millimeters				inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.8740
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.6890	-
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

**577** 




Figure 58. LQFP - 144-pin,20 x 20 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

5/

DS10198 Rev 8 241/270

Package information STM32L476xx


#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 59. LQFP144 marking (package top view)




1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



### 7.2 UFBGA144 package information

Figure 60. UFBGA - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 121. UFBGA - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	-	0.320	-	-	0.0126	-
b	0.360	0.400	0.440	0.0091	0.0110	0.0130
D	9.950	10.000	10.050	0.2736	0.2756	0.2776
D1	8.750	8.800	8.850	0.2343	0.2362	0.2382
Е	9.950	10.000	10.050	0.2736	0.2756	0.2776
E1	8.750	8.800	8.850	0.2343	0.2362	0.2382
е	0.750	0.800	0.850	-	0.0197	-
F	0.550	0.600	0.650	0.0177	0.0197	0.0217

577

DS10198 Rev 8 243/270

Package information STM32L476xx

Table 121. UFBGA - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball
grid array package mechanical data (continued)

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.080	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 61. UFBGA - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 122. UFBGA144 recommended PCB design rules (0.80 mm pitch BGA)

Dimension	Recommended values
Pitch	0.80 mm
Dpad	0.400 mm
Dsm	0.550 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.400 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

#### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.






Figure 62. UFBGA144 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



DS10198 Rev 8 245/270

Package information STM32L476xx

## 7.3 UFBGA132 package information

A1 ball identifier Ε \$000000000**\$** 000000000000 Ż 000000000000 000000000000 0000 0000 0,0 0000 0000 D1 D 0000 0000 0000 0000 000000000000 000000000000 <del>+</del>00000000000 <del>+</del>0000000000 . Øb (132 balls) **BOTTOM VIEW TOP VIEW** Øeee® C A B Ø fff Ø C Αİ SEÀTING **PLANE** UFBGA132\_A0G8\_ME\_V2

Figure 63. UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline

1. Drawing is not to scale.

Table 123. UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data

Symbol		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	-
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
E	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-

**\_y**/

Table 123. UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data (continued)

Symbol		millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
е	-	0.500	-	-	0.0197	-	
Z	-	0.750	-	-	0.0295	-	
ddd	-	0.080	-	-	0.0031	-	
eee	-	0.150	-	-	0.0059	-	
fff	-	0.050	-	-	0.0020	-	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 64. UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package recommended footprint




Table 124. UFBGA132 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm
Ball diameter	0.280 mm

#### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.



DS10198 Rev 8 247/270

Package information STM32L476xx

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 65. UFBGA132 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

577

# 7.4 LQFP100 package information




Figure 66. LQFP - 100 pins, 14 x 14 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 125. LQFP - 100 pins, 14 x 14 mm low-profile quad flat package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	



DS10198 Rev 8 249/270

**Package information** STM32L476xx

mechanica data (continued)						
Cumbal	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

Table 125. LQFP - 100 pins, 14 x 14 mm low-profile quad flat package mechanical data (continued)

Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 67. LQFP - 100 pins, 14 x 14 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 68. LQFP100 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

5

DS10198 Rev 8 251/270

Package information STM32L476xx

## 7.5 WLCSP81 package information

Side view

Α1

Seating plane

Detail A rotated by 90°

Figure 69. WLCSP - 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.

□ eee Z

Table 126. WLCSP- 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Syllibol	Min	Тур	Max	Min	Тур	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	4.3734	4.4084	4.4434	0.1722	0.1736	0.1749
Е	3.7244	3.7594	3.7944	0.1466	0.1480	0.1494
е	-	0.400	-	-	0.0157	-
e1	-	3.200	-	-	0.1260	-
e2	-	3.200	-	-	0.1260	-

252/270 DS10198 Rev 8



A05Z\_ME\_V1

Table 126. WLCSP- 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
F	-	0.6042	-	-	0.0238	-
G	-	0.2797	-	-	0.0110	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 70. WLCSP81- 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package recommended footprint




Table 127. WLCSP81 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm

#### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

DS10198 Rev 8 253/270





Figure 71. WLCSP81 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

47/

# 7.6 WLCSP72 package information

Figure 72. WLCSP - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

Table 128. WLCSP - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	4.3734	4.4084	4.4434	0.1722	0.1736	0.1749
E	3.7244	3.7594	3.7944	0.1466	0.1480	0.1494
е	-	0.400	-	-	0.0157	-
e1	-	3.200	-	-	0.1260	-
e2	-	3.200	-	-	0.1260	-
F	-	0.6042	-	-	0.0238	-
G	-	0.2797	-	-	0.0110	-

5//

DS10198 Rev 8 255/270

Table 128. WLCSP - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package mechanical data (continued)

, , ,						
Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
aaa	-	0.100	-	-	0.0039	-
bbb	-	0.100	-	-	0.0039	-
ccc	-	0.100	-	-	0.0039	-
ddd	-	0.050	-	-	0.0020	-
eee	-	0.050	-	-	0.0020	-

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 73. WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package recommended footprint




Table 129. WLCSP72 recommended PCB design rules (0.4 mm pitch BGA)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the solder mask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm

#### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.



The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 74. WLCSP72 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.



DS10198 Rev 8 257/270

#### 7.7 LQFP64 package information

SEATING PLANE С 0.25 mm GAUGE PLANE □ ccc C D1 D3 33 32 E3 П Ш PIN 1 IDENTIFICATION 5W\_ME\_V3

Figure 75. LQFP - 64 pins, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 130. LQFP - 64 pins, 10 x 10 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
Е	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

inches<sup>(1)</sup> millimeters **Symbol** Min Тур Max Min Тур Max E3 7.500 0.2953 -0.500 0.0197 е 0° 3.5° 7° 0° 3.5° 7° Κ L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 0.080 0.0031 CCC

Table 130. LQFP - 64 pins, 10 x 10 mm low-profile quad flat package mechanical data (continued)

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 76. LQFP - 64 pins, 10 x 10 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

577

DS10198 Rev 8 259/270




Figure 77. LQFP64 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

#### 7.8 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 22: General operating conditions*.

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of all I<sub>DDXXX</sub> and V<sub>DDXXX</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max =  $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$ ,

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient LQFP100 - 14 × 14mm	42	
	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm	32	°C/W
$\Theta_{JA}$	Thermal resistance junction-ambient UFBGA144 - 10 × 10 mm	53	
	Thermal resistance junction-ambient UFBGA132 - 7 × 7 mm	55	
	Thermal resistance junction-ambient WLCSP72	46	
	Thermal resistance junction-ambient WLCSP81	41	

Table 131. Package thermal characteristics

#### 7.8.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

## 7.8.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.



DS10198 Rev 8 261/270

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32L476xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 82 °C (measured according to JESD51-2),  $I_{DDmax}$  = 50 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V and maximum 8 I/Os used at the same time in output at low level with  $I_{OL}$  = 20 mA,  $V_{OL}$ = 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$ 

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 175 mW and P<sub>IOmax</sub> = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$ 

Using the values obtained in *Table 131* T<sub>Jmax</sub> is calculated as follows:

For LQFP64, 45 °C/W

 $T_{\text{lmax}}$  = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.115 °C = 102.115 °C

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C) see Section 8: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Part numbering).

Note:

Downloaded from Arrow.com.

With this given  $P_{Dmax}$  we can find the  $T_{Amax}$  allowed for a given device temperature range (order code suffix 6 or 7).

```
Suffix 6: T_{Amax} = T_{Jmax} - (45^{\circ}\text{C/W} \times 447 \text{ mW}) = 105\text{-}20.115 = 84.885 ^{\circ}\text{C}
Suffix 7: T_{Amax} = T_{Jmax} - (45^{\circ}\text{C/W} \times 447 \text{ mW}) = 125\text{-}20.115 = 104.885 ^{\circ}\text{C}
```

#### **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 100 °C (measured according to JESD51-2),  $I_{DDmax}$  = 20 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V

 $P_{INTmax}$  = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ 

This gives:  $P_{INTmax} = 70 \text{ mW}$  and  $P_{IOmax} = 64 \text{ mW}$ :

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ 

Thus:  $P_{Dmax} = 134 \text{ mW}$ 

Using the values obtained in  $\textit{Table 131}\ \mathsf{T}_{\mathsf{Jmax}}$  is calculated as follows:


For LQFP64, 45 °C/W

$$T_{Jmax}$$
 = 100 °C + (45 °C/W × 134 mW) = 100 °C + 6.03 °C = 106.03 °C

This is above the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 8: Ordering information*) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 78* to select the required temperature range (suffix 6 or 7) according to your ambient temperature or power requirements.




DS10198 Rev 8 263/270

Ordering information STM32L476xx

## 8 Ordering information

Table 132. STM32L476xx ordering information scheme



This option is available only on STM32L476MGY6MTR part number under specific ordering conditions. Contact your nearest ST sales office for availability.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

264/270 DS10198 Rev 8

xxx = programmed parts



STM32L476xx Revision history

# 9 Revision history

Table 133. Document revision history

Date	Revision	Changes
29-May-2015	1	Initial release.
15-Jun-2015	2	Updated Table 1: Device summary and Table 85: COM characteristics.
		Changed alternate function pin name "SWDAT" into "SWDIO" in all the document.  Updated Section 3.9.1: Power supply schemes.  Updated Section 3.15.1: Temperature sensor.  In all Section 6: Electrical characteristics, renamed tab footnotes related to test and characterization.  Added Note 2.  Updated Table 51: Low-power mode wakeup timings.
		Updated Table 52: Regulator modes transition times. Updated Table 58: HSI16 oscillator characteristics. Added Table 29: HSI16 frequency versus temperature. Updated Table 59: MSI oscillator characteristics. Updated Table 61: LSI oscillator characteristics. Updated Table 69: I/O current injection susceptibility. Removed first Note in Table 70: I/O static characteristics.
		Removed second Note in <i>Table 71: Output voltage</i> characteristics.  Updated <i>Table 76: ADC characteristics</i> .
18-Sep-2015	3	Updated Table 78: ADC accuracy - limited test conditions 1.
		Added Table 79: ADC accuracy - limited test condition 2.
		Added Table 80: ADC accuracy - limited test condition 3.
		Added Table 81: ADC accuracy - limited test condition 4.
		Updated Table 83: DAC accuracy.
		Updated Table 84: VREFBUF characteristics. Added Section 6.3.26: DFSDM characteristics.
		Updated Section: Quad SPI characteristics.
		Updated Table 97: Quad SPI characteristics in SDR mode.
		Updated <i>Table 98: QUADSPI characteristics in DDR mode</i> .
		Updated Table 103: USB OTG electrical characteristic
		Updated Section 7.3: UFBGA132 package information
		Updated Section 7.6: WLCSP72 package information.
		Updated Table 77: LQFP64 marking (package top view



DS10198 Rev 8 265/270

Revision history STM32L476xx

Table 133. Document revision history (continued)

		ent revision history (continued)
Date	Revision	Changes
03-Dec-2015	4	In all the document:  Stop 1 with main regulator becomes Stop 0  Stop 1 with low-power regulator remains as Stop 1.  In Section 4: Pinouts and pin description:  PC14/OSC32_IN becomes PC14-OSC32_IN (PC14)  PC15/OSC32_OUT becomes PC15-OSC32_OUT (PC15)  PH0/OSC_IN becomes PH0-OSC_IN (PH0)  PH1/OSC_OUT becomes PH1-OSC_OUT (PH1)  PA13 becomes PA13 (JTMS-SWDIO)  PA14 becomes PA15 (JTDI)  PB3 becomes PB3 (JTDO-TRACESWO)  PB4 becomes PB4 (NJTRST).  Added Table 13: STM32L476xx USART/UART/LPUART features.  Added Note 5.  Updated Table 45: Current consumption in Stop 2 mode.  Updated Table 46: Current consumption in Stop 1 mode.  Updated Table 48: Current consumption in Stop 0 mode.  Updated Table 49: Current consumption in Shutdown mode.  Updated Table 49: Current consumption in Shutdown mode.  Updated Table 51: Low-power mode wakeup timings.  Added Figure 24: VREFINT versus temperature.  Updated Table 70: I/O static characteristics.  Updated Table 82: DAC characteristics.  Updated Table 19: UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline.  Updated Table 123: UFBGA - 132-ball, 7 x 7 mm ultra
06-Jul-2017	5	thin fine pitch ball grid array package mechanical data.  In whole document:  — DFSDM peripheral name updated to DFSDM1  — Introduced SMPS product variant Added:  — Section 3.24.5: Infrared interface (IRTIM)  — Section 6.3.16: Extended interrupt and event controller input (EXTI) characteristics  — Section 6.3.30: SWPMI characteristics



STM32L476xx Revision history

Table 133. Document revision history (continued)

		nent revision history (continued)		
Date	Revision	Changes		
		<ul> <li>Figure 7: STM32L476Zx, external SMPS device, LQFP144 pinout<sup>(1)</sup></li> </ul>		
		- Figure 12: STM32L476Mx WLCSP81 ballout <sup>(1)</sup>		
		<ul> <li>Section 6.3.16: Extended interrupt and event controller input (EXTI) characteristics</li> </ul>		
		- Section 6.3.30: SWPMI characteristics		
	5 (continued)	<ul> <li>Table 28: Current consumption in Run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.10 V)</li> </ul>		
		<ul> <li>Table 30: Current consumption in Run modes, code with data processing running from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V)</li> </ul>		
		<ul> <li>Table 32: Current consumption in Run, code with data processing running from SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V)</li> </ul>		
		<ul> <li>Table 34: Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.10 V)</li> </ul>		
		<ul> <li>Table 35: Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.05 V)</li> </ul>		
06-Jul-2017		<ul> <li>Table 37: Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V)</li> </ul>		
		<ul> <li>Table 38: Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.05 V)</li> </ul>		
		<ul> <li>Table 40: Typical current consumption in Run mode, with different codes running from SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V)</li> </ul>		
		<ul> <li>Table 41: Typical current consumption in Run mode, with different codes running from SRAM1 and power supplied by external SMPS (VDD12 = 1.05 V)</li> </ul>		
				<ul> <li>Table 43: Current consumption in Sleep, Flash ON and power supplied by external SMPS (VDD12 = 1.10 V)</li> </ul>
		- Table 54: Wakeup time using USART/LPUART		
		- Table 104: USB BCD DC electrical characteristics		
		- Figure 5: Voltage reference buffer		
		Sections updated:		
		- Section : Features		
		- Section 2: Description - Section 3.0.1: Power supply schemes		
		<ul><li>Section 3.9.1: Power supply schemes</li><li>Section 3.9.3: Voltage regulator</li></ul>		
		- Scottoff 3.9.3. Voltage regulator		



DS10198 Rev 8 267/270

Revision history STM32L476xx

Table 133. Document revision history (continued)

Date	Revision	Changes
Date	1/64191011	_
		<ul><li>Section 3.14.2: Extended interrupt/event controller (EXTI)</li></ul>
		- Section 3.24.6: Independent watchdog (IWDG)
		<ul> <li>Section 3.27: Universal synchronous/asynchronous receiver transmitter (USART)</li> </ul>
		<ul> <li>Section 3.28: Low-power universal asynchronous receiver transmitter (LPUART)</li> </ul>
		<ul> <li>Section 3.34: Universal serial bus on-the-go full-speed (OTG_FS)</li> </ul>
		- Section 6.2: Absolute maximum ratings
		- Section 6.3.5: Supply current characteristics
		Section 6.3.18: Analog-to-Digital converter characteristics
		- Section 7: Package information
		- Section 8: Ordering information
		Tables updated:
	5 (continued)	<ul> <li>Table 2: STM32L476xx family device features and peripheral counts</li> </ul>
		- Table 4: STM32L476xx modes overview
		<ul> <li>Table 6: STM32L476xx peripherals interconnect matrix to add TIM16/TIM17</li> </ul>
06-Jul-2017		<ul> <li>Table 16: STM32L476xx pin definitions on pin PA3 updated I/O structure from TT to TT_la, on pin VSSA/VREF- updated type to supply pin, added SMPS packages</li> </ul>
		- Table 17: Alternate function AF0 to AF7
		- Table 18: Alternate function AF8 to AF15
		- Table 20: Voltage characteristics
		- Table 21: Current characteristics
		- Table 23: General operating conditions
		- Table 24: Operating conditions at power-up / power-
		down
		Table 26: Embedded internal voltage reference  Table 50: Law power made wells up timings
		Table 52: Low-power mode wakeup timings  Table 75: Applies switches besetze abstractivities:
		<ul> <li>Table 75: Analog switches booster characteristics: deleted VBOOST.</li> </ul>
		- Table 82: DAC characteristics
		<ul> <li>Table 85: COMP characteristics to add Ibias parameter</li> </ul>
		- Table 86: OPAMP characteristics
		Table 102: USB OTG DC electrical characteristics
		- Table 103: USB OTG electrical characteristics
		<ul> <li>Table 132: STM32L476xx ordering information scheme</li> </ul>



STM32L476xx Revision history

Table 133. Document revision history (continued)

Date	Revision	Changes
06-Jul-2017	5 (continued)	Figure updated:  Figure 1: STM32L476xx block diagram  Figure 63: UFBGA - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline  Footnotes updated for:  - Table 16: STM32L476xx pin definitions  - Table 20: Voltage characteristics  - Table 70: I/O static characteristics  - Table 84: VREFBUF characteristics  - Table 85: COMP characteristics  - Table 77: Maximum ADC RAIN  - Figure 31: Recommended NRST pin protection  - Figure 33: Typical connection diagram using the ADC
09-Mar-2018	6	Added SMPS option to UFBGA132 package. Aligned DAC instance (DAC1) and DAC output channels (DAC1_OUTx) terminology in all the document. Updated Table 1: STM32L476xx block diagram. Added Figure 10: STM32L476Qx, external SMPS device, UFBGA132 ballout. Updated Table 16: STM32L476xx pin definitions. Updated Table 20: Voltage characteristics. Updated Table 82: DAC characteristics.
24-May-2018	7	Added UFBGA144 package. Updated Section 3.9.1: Power supply schemes. Added Figure 3: Power-up/down sequence. Updated Figure 4: Clock tree. Updated Section 6.3.2: Operating conditions at power-up / power-down. Updated Table 132: STM32L476xx ordering information scheme.
07-Jun-2019	8	Updated Table 132: STM32L476xx ordering information scheme.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

