

## **Contents**


Pin Configurations	3
Pin Definitions	3
Device Operation	4
SRAM Read	
SRAM Write	4
AutoStore+ Operation	4
Hardware RECALL (Power Up)	4
Software STORE	4
Software RECALL	4
Hardware Protect	4
Noise Considerations	5
Low Average Active Power	5
Best Practices	5
Maximum Ratings	7
Operating Range	7
DC Electrical Characteristics	7
Data Retention and Endurance	8
Capacitance	
Thermal Resistance	8

3	AC Test Loads	8
3	AC Test Conditions	8
4	AC Switching Characteristics – SRAM Read Cycle	9
4	Switching Waveforms - SRAM Read Cycle	9
4	AC Switching Characteristics - SRAM Write Cycle	10
າ4	AutoStore or Power Up RECALL	11
Power Up)4	Software Controlled STORE/RECALL Cycle	12
4	Ordering Information	13
4	Ordering Code Definitions	13
4	Package Diagram	14
55	Acronyms	15
Power5	Document Conventions	15
5	Units of Measure	15
7	Document History Page	16
7	Sales, Solutions and Legal Information	17
stics7	Worldwide Sales and Design Support	17
urance8	Products	17
8	PSoC Solutions	17
8	Olo	
Not recommended for new	AutoStore or Power Up RECALL Software Controlled STORE/RECALL Cycle Ordering Information Ordering Code Definitions Package Diagram Acronyms Document Conventions Units of Measure Document History Page Sales, Solutions and Legal Information Worldwide Sales and Design Support Products PSoC Solutions	



# **Pin Configurations**

Figure 1. 28-pin PDIP pinout



## **Pin Definitions**

Pin Name	Alt	I/O Type	Description
A <sub>0</sub> -A <sub>14</sub>		Input	Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>		Input or Output	Bidirectional Data I/O lines. Used as input or output lines depending on operation.
WE	W	Input	Write Enable Input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Ē	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	G	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
V <sub>SS</sub>		Ground	Ground for the Device. The device is connected to ground of the system.
V <sub>CC</sub>		Power Supply	Power Supply Inputs to the Device.

Document Number: 001-50595 Rev. \*C Page 3 of 17



## **Device Operation**

The AutoStore+ STK16C88 is a fast 32K x 8 SRAM that does not lose its data on power down. The data is preserved in integral QuantumTrap nonvolatile storage elements when power is lost. Automatic STORE on power down and automatic RECALL on power up guarantee data integrity without the use of batteries.

#### SRAM Read

The STK16C88 performs a READ cycle whenever CE and OE are LOW while  $\overline{\text{WE}}$  is HIGH. The address specified on pins  $A_{0-14}$ determines the 32,768 data bytes accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (READ cycle 1). If the READ is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the  $t_{AA}$  access time without the need for transitions on any control input  $\underline{pins}$ ,  $\underline{and}$  remains valid until another address change or until  $\overline{\mathsf{CE}}$  or  $\overline{\mathsf{OE}}$  is brought HIGH.

#### **SRAM Write**

A WRITE cycle is performed whenever CE and WE are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either CE or WE goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> are written into the memory if it has valid tSD, before the end of a WE controlled WRITE or before the end of an CE controlled WRITE. Keep OE HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If OE is left LOW internal circuitry turns off the output buffers t<sub>HZWE</sub> after WE goes

### **AutoStore+ Operation**

The STK16C88's automatic STORE on power down is completely transparent to the system. The STORE initiation takes less than 500 ns when power is lost (V<sub>CC</sub> & V<sub>SWITCH</sub>) at which point the part depends only on its internal capacitor for STORE completion.

If the power supply drops faster than 20 us/volt before Vcc reaches Vswitch, then a 2.2 ohm resistor should be inserted between Vcc and the system supply to avoid a momentary excess of current between Vcc and internal capacitor.

In order to prevent unneeded STORE operations, automatic STOREs are ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether or not a WRITE operation has taken place.

### Hardware RECALL (Power Up)

During power up or after any low power condition (V<sub>CC</sub><V<sub>RESET</sub>), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes t<sub>HRECALL</sub> to complete.

If the STK16C88 is in a WRITE state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system V<sub>CC</sub> or between CE and system V<sub>CC</sub>.

### **Software STORE**

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK16C88 software STORE cycle is initiated by executing sequential CE controlled READ cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence is performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- 4. Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- 6. Read address 0x0FC0, Initiate STORE cycle

The software sequence is clocked with CE controlled READs. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that READ cycles and not WRITE cycles are used in the sequence.

It is not necessary that OF is LOWER. It is not necessary that OE is LOW for a valid sequence. After the STORE cycle time is fulfilled, the SRAM is again activated for READ and WRITE operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of CE controlled READ operations is performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- Read address 0x03E0, Valid READ
- 4. Read address 0x3C1F, Valid READ
- Read address 0x303F, Valid READ
- 6. Read address 0x0C63, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared, and then the nonvolatile information is transferred into the SRAM cells. After the  $t_{\mbox{\scriptsize RECALL}}$  cycle time, the SRAM is once again ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

#### **Hardware Protect**

The STK16C88 offers hardware protection against inadvertent STORE operation and SRAM WRITEs during low voltage conditions. When  $\rm V_{CAP} < \rm V_{SWITCH}, \ all \ externally initiated STORE operations and SRAM WRITEs are inhibited.$ 



### **Noise Considerations**

The STK16C88 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1 µF connected between V<sub>CC</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduce circuit noise.

## Low Average Active Power

CMOS technology provides the STK16C88 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 2 and Figure 3 shows the relationship between ICC and READ or WRITE cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, V<sub>CC</sub> = 5.5V, 100% duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK16C88 depends on the following items:

- 1. The duty cycle of chip enable
- 2. The overall cycle rate for accesses
- 3. The ratio of READs to WRITEs
- 4. CMOS versus TTL input levels
- 5. The operating temperature
- 6. The V<sub>CC</sub> level
- 7. I/O loading

Figure 2. Current Versus Cycle Time (READ)





Figure 3. Current Versus Cycle Time (WRITE)



## **Best Practices**

nvSRAM products have been used effectively for over 15 years.

- and product's firmware should not assume an NV array is in a set programmed status should always program a unique Narray is in a set programmed, complex 4-byte pattern of Andromore in the status of the complex 4-byte pattern of Andromore in the com
  - bit inadvertently (program bugs or incoming inspection routines).



Table 1. Software STORE/RECALL Mode Selection

CE	WE	A <sub>13</sub> -A <sub>0</sub>	Mode	I/O	Notes
L	Н	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data	[1, 2]
L	Н	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data	[1, 2]

Nonvolatile RECALL
Output
Outp

## Notes

<sup>1.</sup> The six consecutive addresses must be in the order listed. WE must be high during all six consecutive CE controlled cycles to enable a nonvolatile cycle.

<sup>2.</sup> While there are 15 addresses on the STK16C88, only the lower 14 are used to control software modes.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Power Dissipation	1.0 W
DC output Current	
(1 output at a time, 1s duration)	15 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	4.5 V to 5.5 V
Industrial	-40 °C to +85 °C	4.5 V to 5.5 V

## **DC Electrical Characteristics**

Over the operating range ( $V_{CC} = 4.5 \text{ V}$  to 5.5 V)

Parameter	Description	Test Conditions		Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 45 ns Dependent on output loading and	Commercial	_	97 70	mA mA
		cycle rate. Values obtained without output loads.  I <sub>OUT</sub> = 0 mA.	Industrial	_	100 70	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Do Not Care, V <sub>CC</sub> → Ma Average current for duration t <sub>STO</sub>	RE	_	3	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>RC</sub> = 200 ns, 5V, 25°C Typical	WE ≥ (V <sub>CC</sub> – 0.2 V). All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads.		_	10	mA
I <sub>SB1</sub> <sup>[3]</sup>	Average V <sub>CC</sub> Current (Standby, Cycling TTL Input Levels)	$t_{RC} = 25 \text{ ns.} \overline{CE} \ge V_{IH}$ $t_{RC} = 45 \text{ ns.} CE \ge V_{IH}$	Commercial	_	30 22	mA
	Mel	IRC = 45(HS, CE ≥ VIH	Industrial	_	31 23	mA
I <sub>SB2</sub> <sup>[3]</sup>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)	$\overline{CE} \ge (V_{CC} - 0.2 \text{ V}).$ All others $V_{IN} \le 0.2 \text{V}$ or $\ge (V_{CC} - 0.2 \text{V}).$	0.2V).	_	1.5	mA
I <sub>IX</sub>	Input Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		-1	+1	μΑ
l <sub>OZ</sub>	Off State Output Leakage Current	$V_{CC} = \underline{Ma}x$ , $V_{SS} \le \underline{V_{IN}} \le V_{CC}$ , CE or $OE \ge V_{IH}$ or $WE \le V_{IL}$		<b>-</b> 5	+5	μΑ
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage			$V_{SS} - 0.5$	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = -4 mA		2.4	_	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 8 mA		_	0.4	V

#### Note

Document Number: 001-50595 Rev. \*C Page 7 of 17

CE ≥ V<sub>IH</sub> does not produce standby current levels until any nonvolatile cycle in progress has timed out.



## **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data Retention	100	Years
$NV_C$	Nonvolatile STORE Operations	1,000	K

# Capacitance


Parameter [4]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{CC} = 0 \text{to}  3.0 \text{V}$	5	pF
C <sub>OUT</sub>	Output capacitance		7	pF

## **Thermal Resistance**

Parameter [4]	Description	Test Conditions	28-pin PDIP	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA/JESD51.	TBD	°C/W

## **AC Test Loads**

Figure 4. AC Test Loads



## **AC Test Conditions**

Input Pulse Levels 0 V	to 3 V
Input Rise and Fall Times (10%–90%)	<u>&lt;</u> 5 ns
Input and Output Timing Reference Levels	1.5 V

#### Note

<sup>4.</sup> These parameters are guaranteed by design and are not tested.





# AC Switching Characteristics - SRAM Read Cycle

Over the operating range

Parameters			25	ns	45 ns		
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
t <sub>ACE</sub>	t <sub>ELQV</sub>	Chip Enable Access Time	-	25	-	45	ns
t <sub>RC</sub> <sup>[6]</sup>	t <sub>AVAV</sub> , t <sub>ELEH</sub>	Read Cycle Time	25	_	45	_	ns
t <sub>AA</sub> [7]	t <sub>AVQV</sub>	Address Access Time	_	25	-	45	ns
$t_{DOE}$	$t_{GLQV}$	Output Enable to Data Valid	_	10	-	20	ns
t <sub>OHA</sub> [7]	t <sub>AXQX</sub>	Output Hold After Address Change	5	_	5	-	ns
t <sub>LZCE</sub> [8]	t <sub>ELQX</sub>	Chip Enable to Output Active	5	_	5	-	ns
t <sub>HZCE</sub> [8]	t <sub>EHQZ</sub>	Chip Disable to Output Inactive	_	10	-	15	ns
t <sub>LZOE</sub> [8]	$t_{GLQX}$	Output Enable to Output Active	0	_	0	-	ns
t <sub>HZOE</sub> [8]	t <sub>GHQZ</sub>	Output Disable to Output Inactive	-	10,50	_	15	ns
t <sub>PU</sub> <sup>[5]</sup>	t <sub>ELICCH</sub>	Chip Enable to Power Active	0	18. C	0	_	ns
t <sub>PD</sub> <sup>[5]</sup>	t <sub>EHICCL</sub>	Chip Disable to Power Standby	_	<u></u> 25	_	45	ns

Switching Waveforms - SRAM Read Cycle





- Notes

  5. These parameters are guaranteed by design and are not tested.

  6. WE must be HIGH during SRAM Read Cycles and LOW during SRAM WRITE cycles.

  7. I/O state assumes CE and OE ≤ V<sub>IL</sub> and WE ≥ V<sub>IH</sub>; device is continuously selected.

  8. Measured ±200 mV from steady state output voltage.




# **AC Switching Characteristics – SRAM Write Cycle**

Over the operating range

Parameters			25 ns		45 ns		
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
$t_{WC}$	t <sub>AVAV</sub>	Write Cycle Time	25	_	45	_	ns
t <sub>PWE</sub>	t <sub>WLWH,</sub> t <sub>WLEH</sub>	Write Pulse Width	20	_	30	_	ns
t <sub>SCE</sub>	t <sub>ELWH</sub> , t <sub>ELEH</sub>	Chip Enable To End of Write	20	_	30	_	ns
t <sub>SD</sub>	t <sub>DVWH</sub> , t <sub>DVEH</sub>	Data Setup to End of Write	10	_	15	-	ns
t <sub>HD</sub>	t <sub>WHDX</sub> , t <sub>EHDX</sub>	Data Hold After End of Write	0	_	0	-	ns
t <sub>AW</sub>	t <sub>AVWH</sub> , t <sub>AVEH</sub>	Address Setup to End of Write	20	_	30	-	ns
t <sub>SA</sub>	t <sub>AVWL</sub> , t <sub>AVEL</sub>	Address Setup to Start of Write	0	_	0	-	ns
t <sub>HA</sub>	t <sub>WHAX</sub> , t <sub>EHAX</sub>	Address Hold After End of Write	0	_	0	-	ns
t <sub>HZWE</sub> [8,9]	$t_{WLQZ}$	Write Enable to Output Disable	_	10,5	_	15	ns
1. 181	t <sub>WHQX</sub>	Output Active After End of Write	5	18/	5	_	ns

**Switching Waveforms – SRAM Write Cycle** 



Notes 9. If  $\overline{\text{WE}}$  is Low when  $\overline{\text{CE}}$  goes Low, the outputs remain in the high impedance state.

<sup>10.</sup>  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be greater than  $V_{\text{IH}}$  during address transitions.




**AutoStore or Power Up RECALL** 

Parameters			STK1		
Cypress Alt Parameter		Description	Min	Max	Unit
t <sub>HRECALL</sub> [11]	t <sub>RESTORE</sub>	Power up RECALL Duration	_	550	μS
t <sub>STORE</sub>	t <sub>HLHZ</sub>	TORE Cycle Duration –		10	ms
t <sub>stg</sub> <sup>[4, 7]</sup>		Power-down AutoStore Slew Time to Ground	500	_	ns
V <sub>RESET</sub>		Low Voltage Reset Level	_	3.6	V
V <sub>SWITCH</sub>		Low Voltage Trigger Level	4.0	4.5	V

# Switching Waveforms - AutoStore or Power Up RECALL

Figure 9. AutoStore/Power Up RECALL



Note

<sup>11.</sup>  $t_{\text{HRECALL}}$  starts from the time  $V_{\text{CC}}$  rises above  $V_{\text{SWITCH}}$ .




# **Software Controlled STORE/RECALL Cycle**

The software controlled STORE/RECALL cycle follows.

Parameters [12, 13]			25 ns		45 ns		
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
t <sub>RC</sub>	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	25	-	45	-	ns
t <sub>SA</sub> <sup>[12]</sup>	t <sub>AVEL</sub>	Address Setup Time	0	_	0	_	ns
t <sub>CW</sub> <sup>[12]</sup>	t <sub>ELEH</sub>	Clock Pulse Width	20	_	30	_	ns
t <sub>HACE</sub> [8, 12]	t <sub>ELAX</sub>	Address Hold Time	20	_	20	_	ns
t <sub>RECALL</sub>		RECALL Duration	_	20	_	20	μS

# Switching Waveforms - Software Controlled STORE/RECALL Cycle





<sup>12.</sup> The software sequence is clocked on the falling edge of  $\overline{\text{CE}}$  without involving  $\overline{\text{OE}}$  (double clocking aborts the sequence).

13. The six consecutive addresses must be read in the order listed in the Mode Selection table.  $\overline{\text{WE}}$  must be HIGH during all six consecutive cycles.



## **Ordering Information**


These parts are not recommended for new designs. They are in production to support ongoing production programs only.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	STK16C88-WF25I	51-85017	28-pin PDIP	Industrial
45	STK16C88-WF45	51-85017	28-pin PDIP	Commercial

All parts are Pb-free. The above table contains Final information. Please contact your local Cypress sales representative for availability of these parts

## **Ordering Code Definitions**


Part Numbering Nomenclature (Commercial and Industrial)





# **Package Diagram**

Figure 11. 28-pin PDIP (1.480 × 0.550 × 0.195 inches) P28.6/PZ28.6 Package Outline, 51-85017





# **Acronyms**

Acronym	Description				
CE	chip enable				
CMOS	complementary metal oxide semiconductor				
EIA	electronic industries alliance				
I/O	input/output				
nvSRAM	non-volatile static random access memory				
OE	output enable				
PDIP	plastic dual in-line package				
SRAM	static random access memory				
TTL	transistor-transistor logic				
WE	write enable				

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

W watt

W watt

White commended for new designs production P

White



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	2625096	GVCH / PYRS	12/19/08	New data sheet.
*A	2826441	GVCH	12/11/2009	Added Contents.  Updated Ordering Information (No change in part numbers, only added following text below the heading "These parts are not recommended for new designs. They are in production to support ongoing production programs only.") Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only."
*B	3052511	GVCH	10/08/10	Updated Ordering Information (Removed the following inactive parts: STK16C88-WF25, STK16C88-WF45I). Updated Package Diagram.
*C	3536182	GVCH	02/27/2012	11 1 ( 15 1 5)
		7	trecommend	Added Acronyms and Units of Measure. Updated in new template.  Updated in new template.

Document Number: 001-50595 Rev. \*C Page 16 of 17



## Sales, Solutions and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory Optical & Image Sensing

**PSoC** Touch Sensing **USB** Controllers Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc cypress.com/go/memory

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

Wet recommended for new designs, production programs.

© Cypress Semiconductor Corporation, 2008-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for médical, lifé support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-50595 Rev. \*C Revised February 27, 2012 Page 17 of 17