


PRODUCT ORDERING INFORMATION




| Part Number | Operating Frequency (MHz) | Package | Temperature Range |
|----------------|---------------------------|-------------------|---------------------------------------|
| Pm25LQ032C-BCE | 104 | 8B 208mil SOIC | |
| Pm25LQ032C-KCE | 104 | 8Q WSON | |
| Pm25LQ032C-PCE | 104 | 8P 300mil PDIP | Commercial Grade (-40°C to +125°C) |
| Pm25LQ032C-MCE | 104 | 8M 300mil SOIC | |
| Pm25LQ032C-FCE | 104 | 8F 208mil VSOP | |

2




CONNECTION DIAGRAMS



8-Pin SOIC/VSOP

8-Contact WSON



Downloaded from Arrow.com.




PIN DESCRIPTIONS

| SYMBOL | TYPE | DESCRIPTION |
|----------------|--------------|--|
| CE# | INPUT | Chip Enable: CE# low activates the devices internal circuitries for device operation. CE# high deselects the devices and switches into standby mode to reduce the power consumption. When a device is not selected, data will not be accepted via the serial input pin (SI), and the serial output pin (SO) will remain in a high impedance state. |
| SCK | INPUT | Serial Data Clock |
| SI (IO0) | INPUT/OUTPUT | Serial Data Input/Output |
| SO (IO1) | INPUT/OUTPUT | Serial Data Input/Output |
| GND | | Ground |
| Vcc | | Device Power Supply |
| WP# (IO2) | INPUT/OUTPUT | Write Protect/Serial Data Output: A hardware program/erase protection for all or part of a memory array. When the WP# pin is low, memory array write-protection depends on the setting of BP3, BP2, BP1 and BP0 bits in the Status Register. When the WP# is high, the status register are not write-protected. When the QE bit of is set "1", the /WP pin (Hardware Write Protect) function is not available since this pin is used for IO2 |
| HOLD# (IO3) | INPUT/OUTPUT | Hold: Pause serial communication by the master device without resetting the serial sequence. When the QE bit of Status Register-2 is set for "1", the function is Serial Data Input & Output (for 4xI/O read mode) |



BLOCK DIAGRAM





SPI MODES DESCRIPTION

Multiple Pm25LQ032C devices can be connected on the SPI serial bus and controlled by a SPI Master, i.e. microcontroller, as shown in Figure 1. The devices support either of two SPI modes:

> Mode 0 (0, 0) Mode 3 (1, 1)

The difference between these two modes is the clock polarity when the SPI master is in Stand-by mode: the serial clock remains at "0" (SCK = 0) for Mode 0 and the clock remains at "1" (SCK = 1) for Mode 3. Please refer to Figure 2. For both modes, the input data is latched on the rising edge of Serial Clock (SCK), and the output data is available from the falling edge of SCK.

Figure 1. Connection Diagram among SPI Master and SPI Slaves (Memory Devices)





Figure 2. SPI Modes Supported



Chingis Technology Corp. 6 Date February. 2012, Rev: 1.6.1



SYSTEM CONFIGURATION

The Pm25LQ032C devices are designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of the Motorola MC68HCxx series of microcontrollers or any SPI interface-equipped system controllers. The devices have two superset features that can be enabled through specific software instructions and the Configuration Register:

1. Configurable sector size: The memory array of Pm25LQ032C is divided into uniform 4 KByte sectors or uniform 64 KByte blocks (a block consists of sixteen adjacent sectors).

Table 1 illustrates the memory map of the devices. The Configuration Register controls how the memory is mapped.



BLOCK/SECTOR ADDRESSES

Table 1. Block/Sector Addresses of Pm25LQ080C/016C/032C

| Memory Density | | Block No. | Block Size (KBytes) | Sector No. | Sector Size (KBytes) | Address Range | |
|----------------|------|--------------|------------------------|------------|----------------------------|---------------|-------------------|
| | | | | | Sector 0 | 4 | 000000h - 000FFFh |
| | | 8 Mbit | Block 0 | 64 | Sector 1 | 4 | 001000h - 001FFFh |
| | 16 | | DIOCK U | 04 | | : | : |
| | Mbit | O WIDIT | MIDIC | | Sector 15 | 4 | 00F000h - 00FFFFh |
| | | | | | Sector 16 | 4 | 010000h - 010FFFh |
| 32Mbit | | | Block 1 | 64 | Sector 17 | 4 | 011000h - 011FFFh |
| | | | DIOCK I | 04 | | : | : |
| | | | | | Sector 31 | 4 | 01F000h - 01FFFFh |
| | | | : | : | : | : | ÷ |
| | | | Block 7 | 64 | Sector 127 | 4 | 070000h – 07FFFh |
| | | | Block 8 | 64 | Sector 128 | 4 | 080000h – 08FFFFh |
| | | | : | : | : | : | : |
| | | | : | : | : | : | |
| | | | Block 15 | 64 | Sector 255 | 4 | 0F0000h – 0FFFFFh |
| | | • | Block 16 | 64 | Sector 256 | 4 | 100000h – 10FFFFh |
| | | | : | : | | : | : |
| | | | : | : | : | : | : |
| | | | Block 31 | 64 | Sector511 | 4 | 1F0000h – 1FFFFFh |
| | | | Block 32 | 64 | Sector 512 | 4 | 200000h – 20FFFFh |
| | | | : | : | : | : | : |
| | | | : | : | : | : | : |
| | | | Block 63 | 64 | Sector 1023 | 4 | 3FF000h – 3FFFFFh |



REGISTERS (CONTINUED)

STATUS REGISTER

Status Register Bit Definitions.

The BP0, BP1, BP2, BP3 and SRWD are non-volatile memory cells that can be written by a Write Status Register (WRSR) instruction. The default value of the BP2, BP1, BP0, and SRWD bits were set to "0" at factory. The Status Register can be read by the Read Status Register (RDSR). Refer to Table 10 for Instruction Set.

The function of Status Register bits are described as follows:

WIP bit: The Write In Progress (WIP) bit is read-only, and can be used to detect the progress or completion of a program or erase operation. When the WIP bit is "0", the device is ready for a write status register, program or erase operation. When the WIP bit is "1", the device is busy.

WEL bit: The Write Enable Latch (WEL) bit indicates the status of the internal write enable latch. When the WEL is "0", the write enable latch is disabled, and all write operations, including write status register, write configuration register, page program, sector erase, block and chip erase operations are inhibited. When the WEL bit is "1", write operations are allowed. The WEL bit is set by a Write Enable (WREN) instruction. Each write register, program and erase instruction must be preceded by a WREN instruction. The WEL bit can be reset by a Write Disable (WRDI) instruction. It will automatically be the reset after the completion of a write instruction.

Refer to Tables 5 and 6 for Status Register Format and BP3, BP2, BP1, BP0 bits: The Block Protection (BP3, BP2, BP1 and BP0) bits are used to define the portion of the memory area to be protected. Refer to Tables 7, 8 and 9 for the Block Write Protection bit settings. When a defined combination of BP3, BP2, BP1 and BP0 bits are set, the corresponding memory area is protected. Any program or erase operation to that area will be inhibited. Note: a Chip Erase (CHIP ER) instruction is executed only if all the Block Protection Bits are set as "0"s.

> **SRWD bit**: The Status Register Write Disable (SRWD) bits operates in conjunction with the Write Protection (WP#) signal to provide a Hardware Protection Mode. When the SRWD is set to "0", the Status Register is not write-protected. When the SRWD is set to "1" and the WP# is pulled low (V_{IL}), the bits of Status Register (SRWD, BP3, BP2, BP1, BP0) become read-only, and a WRSR instruction will be ignored. If the SRWD is set to "1" and WP# is pulled high (ViH), the Status Register can be changed by a WRSR instruction.

QE bit: The Quad Enable (QE) is a non-volatile bit in the status register that allows Quad operation. When the QE bit is set to "0", the pin WP# and HOLD# are enable. When the QE bit is set to "1", the pin IO2 and IO3 are enable.

WARNING: The QE bit should never be set to a 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground.

Table 5. Status Register Format

| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| | SRWD1 | QE | BP3 | BP2 | BP1 | BP0 | WEL | WIP |
| Default (flash bit) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

^{*} The default value of the BP3, BP2, BP1, BP0, and SRWD bits were set to "0" at factory.

9 Chingis Technology Corp. Date February. 2012, Rev: 1.6.1



REGISTERS (CONTINUED) Table 6. Status Register Bit Definition

| Bit | Name | Definition | Read- /Write | Non-Volatile bit |
|-------|------|---|-----------------|------------------|
| Bit 0 | WIP | Write In Progress Bit: "0" indicates the device is ready "1" indicates a write cycle is in progress and the device is busy | R | No |
| Bit 1 | WEL | Write Enable Latch: "0" indicates the device is not write enabled (default) "1" indicates the device is write enabled | R/W | No |
| Bit 2 | BP0 | Plack Protection Pit: (See Tables 7, 9 and 0 for details) | | |
| Bit 3 | BP1 | Block Protection Bit: (See Tables 7, 8 and 9 for details) "0" indicates the specific blocks are not write-protected (default) | R/W | Yes |
| Bit 4 | BP2 | "1" indicates the specific blocks are not write-protected (default) | 17/// | 163 |
| Bit 5 | BP3 | I indicates the specific blocks are write-protected | | |
| Bit 6 | QE | Quad Enable bit: "0" indicates the Quad output function disable (default) "1" indicates the Quad output function enable | R/W | Yes |
| Bit 7 | SRWD | Status Register Write Disable: (See Table 10 for details) "0" indicates the Status Register is not write-protected (default) "1" indicates the Status Register is write-protected | R/W | Yes |

Table 7. Block Write Protect Bits for Pm25LQ032C

| | Status Re | egister Bits | ; | Protected Memory Area | |
|-----|-----------|--------------|-----|--|--|
| BP3 | BP2 | BP1 | BP0 | 32 Mbit | |
| 0 | 0 | 0 | 0 | None | |
| 1 | 0 | 0 | 0 | None | |
| 0 | 0 | 0 | 1 | Upper sixty-forth (1 block : 63th): | |
| 0 | 0 | 1 | 0 | Upper thirty-second (2 blocks :62th and 63th): | |
| 0 | 0 | 1 | 1 | Upper sixteenth (4 blocks :60th to 63th): | |
| 0 | 1 | 0 | 0 | Upper eight (8 blocks :56th to 63th): | |
| 0 | 1 | 0 | 1 | Upper quarter (16 blocks :48th to 63th): | |
| 0 | 1 | 1 | 0 | Upper half (32 blocks :32th to 63th) | |
| 0 | 1 | 1 | 1 | All blocks (64 blocks : 0th to 63th) | |
| 1 | 1 | 1 | 1 | All blocks (04 blocks : 0th to 05th) | |
| 1 | 0 | 0 | 1 | (1 blocks :0th): | |
| 1 | 0 | 1 | 0 | (2 blocks :0th to 1th): | |
| 1 | 0 | 1 | 1 | (4 blocks :0th to 3th): | |
| 1 | 1 | 0 | 0 | (8 blocks :0th to 7th): | |
| 1 | 1 | 0 | 1 | (16blocks :0th to 15th): | |
| 1 | 1 | 1 | 0 | (32 blocks :0th to 31th): | |



REGISTERS (CONTINUED)

PROTECTION MODE

The Pm25LQ032C have two types of writeprotection mechanisms: hardware and software. These are used to prevent irrelevant operation in a possibly noisy environment and protect the data integrity.

HARDWARE WRITE-PROTECTION

The devices provide two hardware write-protection features:

- a. When inputting a program, erase or write status register instruction, the number of clock pulse is checked to determine whether it is a multiple of eight before the executing. Any incomplete instruction command sequence will be ignored.
- b. Write inhibit is 2.1V, all write sequence will be ignored when Vcc drop to 2.1V and lower.
- c. The Write Protection (WP#) pin provides a hardware write protection method for BP3, BP2, BP1, BP0 and SRWD in the Status Register. Refer to the STATUS REGISTER description.

The Pm25LQ032C also provides two software write protection features:

- a. Before the execution of any program, erase or write status register instruction, the Write Enable Latch (WEL) bit must be enabled by executing a Write Enable (WREN) instruction. If the WEL bit is not enabled first, the program, erase or write register instruction will be ignored.
- b. The Block Protection (BP3, BP2, BP1, BP0) bits allow part or the whole memory area to be writeprotected.

Table 10. Hardware Write Protection on Status Register

| SRWD | WP# | Status Register |
|------|------|-----------------|
| 0 | Low | Writable |
| 1 | Low | Protected |
| 0 | High | Writable |
| 1 | High | Writable |

SOFTWARE WRITE PROTECTION

DEVICE OPERATION

The Pm25LQ032C utilize an 8-bit instruction register. Refer to Table 11 Instruction Set for details of the Instructions and Instruction Codes. All instructions, addresses, and data are shifted in with the most significant bit (MSB) first on Serial Data Input (SI). The input data on SI is latched on the rising edge of Serial Clock (SCK) after Chip Enable (CE#) is driven low (V_{IL}). The timing for each instruction is illustrated in the Every instruction sequence starts with a one-byte

instruction code and is followed by address bytes, data bytes, or both address bytes and data bytes, depending on the type of instruction. CE# must be driven high (V_{IH}) after the last bit of the instruction sequence has been shifted in.

following operational descriptions.

Table 11. Instruction Set

| Instruction Name | Hex Code | Operation | Comman d Cycle | Maximum Frequency |
|------------------|-------------|--|-------------------|----------------------|
| RDID | ABh | Read Manufacturer and Product ID | 4 Bytes | 104 MHz |
| JEDEC ID READ | 9Fh | Read Manufacturer and Product ID by JEDEC ID Command | 1 Byte | 104 MHz |
| RDMDID | 90h | Read Manufacturer and Device ID | 4 Bytes | 104 MHz |
| WREN | 06h | Write Enable | 1 Byte | 104 MHz |
| WRDI | 04h | Write Disable | 1 Byte | 104 MHz |
| RDSR | 05h | Read Status Register | 1 Byte | 104 MHz |
| WRSR | 01h | Write Status Register | 2 Bytes | 104 MHz |

11 Chingis Technology Corp. Date February. 2012, Rev: 1.6.1



| 03h | Read Data Bytes from Memory at Normal Read Mode | 1 Dytoc | 00 MILL |
|------|---|--|---|
| | Read Data Dytes from Memory at Normal Read Mode | 4 Bytes | 33 MHz |
| 0Bh | Read Data Bytes from Memory at Fast Read Mode | 5 Bytes | 104 MHz |
| 3Bh | Fast Read Dual Output | 5 Bytes | 104 MHz |
| BBh | Fast Read Dual I/O | 3 Bytes | 104MHz |
| 6Bh | Fast Read Quad Output | 5 Bytes | 100 MHz |
| EBh | Fast Read Quad I/O | 2 Bytes | 100MHz |
| FFh | Mode Reset | 2 Byte | 104MHz |
| 02h | Page Program Data Bytes Into Memory | 4 Bytes | 104 MHz |
| | | + 256B | |
| D7h/ | Sector Erase | 4 Bytes | 104 MHz |
| 20h | | | |
| D8h | Block Erase | 4 Bytes | 104 MHz |
| C7h/ | Chip Erase | 1 Byte | 104 MHz |
| 60h | | | |
| 32h | Page Program Data Bytes Into Memory with Quad interface | 4 Bytes | |
| | | + 256B | |
| 75h | | | |
| 7Ah | | | |
| B1h | Program 65 bytes of Security area | 4 Bytes | 104 MHz |
| | · , | | |
| 4Bh | Read 65 bytes of Security area | 4 Bytes | 33 MHz |
| | | | |
| | BBh BBh BBh EBh FFh D2h D7h/ 20h D8h D7h/ 60h B32h 75h 7Ah | BBh Fast Read Dual Output BBh Fast Read Quad Output BBh Fast Read Quad Output BBh Fast Read Quad I/O FFh Mode Reset D2h Page Program Data Bytes Into Memory D7h/ Sector Erase D8h Block Erase D7h/ Chip Erase D8h Page Program Data Bytes Into Memory with Quad interface D8h Page Program Data Bytes Into Memory with Quad interface D8h Page Program Data Bytes Into Memory with Quad interface D8h Page Program Data Bytes Into Memory with Quad interface D8h Block Erase D8h Page Program Data Bytes Into Memory with Quad interface D8h Page Program Data Bytes Into Memory with Quad interface D8h Fast Read Quad Output D8h Fast Read Quad Output D8h Fast Read Quad I/O D8h Fast | BBh Fast Read Dual Output 3 Bytes BBh Fast Read Dual I/O 3 Bytes BBh Fast Read Quad Output 5 Bytes BBh Fast Read Quad I/O 2 Bytes BBh Fast Read Quad I/O 2 Bytes BBh Fast Read Quad I/O 2 Bytes BBh Fast Read Quad I/O 4 Bytes BBh Fast Read Quad I/O 4 Bytes BBh Fast Read Quad I/O 5 Bytes BBh Fast Read Quad I/O 6 Bytes BBh Fast Read Quad I/O 7 Bytes BBh Fast Read Quad I/O 7 Bytes BBh Fast Read Dual I/O 7 Bytes Bytes BBh Fast Read Dual I/O 7 Bytes Bytes Bytes Bytes Bytes Block Erase 4 Bytes Block Erase 1 Bytes |

HOLD OPERATION

HOLD# is used in conjunction with CE# to select the Pm25LQ032C. When the devices are selected and a serial sequence is underway, HOLD# can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, HOLD# is brought low while the SCK signal is low. To resume serial communication, HOLD# is brought high while the SCK signal is low (SCK may still toggle during HOLD). Inputs to SI will be ignored while SO is in the high impedance state.



RDID COMMAND (READ PRODUCT IDENTIFICATION)/ Release Power-down OPERATION

The Release from Power-down or High performance Mode / Device ID instruction is a multi-purpose instruction. The Read Product Identification (RDID) instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions. This is not same as RDID or JEDEC ID instruction. It's not recommended to use for new design. For new design, please use RDID or JEDEC ID instruction.

The RDES instruction code is followed by three dummy bytes, each bit being latched-in on SI during the rising edge of SCK. Then the Device ID is shifted out on SO with the MSB first, each bit been shifted out during the falling edge of SCK. The RDES instruction is ended by CE# goes high. The Device ID outputs repeatedly if continuously send the additional clock cycles on SCK while CE# is at low.

To release the device from the power-down state Mode, the instruction is issued by driving the CE# pin low,


shifting the instruction code "ABh" and driving CE# high as shown in figure 3.

Release from power-down will take the time duration of tRES1 before the device will resume normal operation and other instructions are accepted. The CE# pin must remain high during the tRES1 time duration. If the Release from Power-down / RDID instruction is issued while an Erase, Program or Write cycle is in process (when BUSY equals 1) the instruction is ignored and will not have any effects on the current cycle

Table 12. Product Identification

| Product Identifica | Data | |
|--------------------|-------------|------------|
| Manufacturer ID | First Byte | 9Dh |
| Manufacturer ID | Second Byte | 7Fh |
| Device ID: | Device ID1 | Device ID2 |
| Pm25LQ032C | 15h | 46h |

Figure 3. Read Product Identification Sequence



Chingis Technology Corp. 13 Date February. 2012, Rev. 1.6.1




JEDEC ID READ COMMAND (READ PRODUCT IDENTIFICATION BY JEDEC ID) OPERATION

The JEDEC ID READ instruction allows the user to read the manufacturer and product ID of devices. Refer to Table 12 Product Identification for pFlash Manufacturer ID and Device ID. After the JEDEC ID READ command is input, the second Manufacturer ID (7Fh) is shifted out on SO with the MSB first, followed

by the first Manufacturer ID (9Dh) and the Device ID (46h, in the case of the Pm25LQ032C), each bit shifted out during the falling edge of SCK. If CE# stays low after the last bit of the Device ID is shifted out, the Manufacturer ID and Device ID will loop until CE# is pulled high.

Figure 4. Read Product Identification by JEDEC ID READ Sequence



Chingis Technology Corp. 14 Date February. 2012, Rev: 1.6.1




RDMDID COMMAND (READ DEVICE MANUFACTURER AND DEVICE ID) OPERATION

The Read Product Identification (RDID) instruction allows the user to read the manufacturer and product ID of the devices. Refer to Table 12 Product Identification for pFLASH $^{\text{TM}}$ manufacturer ID and device ID. The RDID instruction code is followed by two dummy bytes and one byte address (A7~A0), each bit being latched-in on SI during the rising edge of SCK. If one byte address is initially set to A0 = 0, then the first manufacturer ID (9Dh) is shifted out on SO with


the MSB first, the device ID1 and the second manufacturer ID (7Fh), each bit been shifted out during the falling edge of SCK. If one byte address is initially set to A0 = 1, then device ID1 will be read first, then followed by the first manufacture ID (9Dh) and then second manufacture ID (7Fh). The manufacture and device ID can be read continuously, alternating from one to the others. The instruction is completed by driving CE# high.

Figure 5. Read Product Identification by RDMDID READ Sequence



Chingis Technology Corp. 15 Date February. 2012, Rev. 1.6.1





Note:

(1) ADDRESS A0 = 0, will output the 1st manufacture ID (9Dh) first -> device ID1 -> 2nd manufacture ID (7Fh) ADDRESS A0 = 1, will output the device ID1 -> 1st manufacture ID (9D) -> 2nd manufacture ID (7Fh)

16




WRITE ENABLE OPERATION

The Write Enable (WREN) instruction is used to set the and write configuration register operations. The WEL Write Enable Latch (WEL) bit. The WEL bit of the Pm25LQ032C is reset to the write -protected state after power-up. The WEL bit must be write enabled before any write operation, including sector, block erase, chip erase, page program, write status register,

bit will be reset to the write-protect state automatically upon completion of a write operation. The WREN instruction is required before any above operation is executed.

Figure 6. Write Enable Sequence




WRDI COMMAND (WRITE DISABLE) OPERATION

The Write Disable (WRDI) instruction resets the WEL bit and disables all write instructions. The WRDI

instruction is not required after the execution of a write instruction, since the WEL bit is automatically reset.

Figure 7. Write Disable Sequence






RDSR COMMAND (READ STATUS REGISTER) OPERATION

The Read Status Register (RDSR) instruction provides access to the Status Register. During the execution of a program, erase or write status register operation, all other instructions will be ignored except the RDSR

instruction, which can be used to check the progress or completion of an operation by reading the WIP bit of Status Register.


Figure 8. Read Status Register Sequence



WRSR COMMAND (WRITE STATUS REGISTER) OPERATION

The Write Status Register (WRSR) instruction allows the user to enable or disable the block protection and status register write protection features by writing "0"s or "1"s into the non-volatile BP3, BP2, BP1, BP0 and SRWD bits.

Figure 9. Write Status Register Sequence



Chingis Technology Corp. 18 Date February. 2012, Rev. 1.6.1



READ COMMAND (READ DATA) OPERATION

The Read Data (READ) instruction is used to read memory data of a Pm25LQ032C under normal mode running up to 33 MHz.

The READ instruction code is transmitted via the SI line, followed by three address bytes (A23 - A0) of the first memory location to be read. A total of 24 address bits are shifted in, but only $A_{\rm MS}$ (most significant address) - A0 are decoded. The remaining bits (A23 – $A_{\rm MS}$) are ignored. The first byte addressed can be at any memory location. Upon completion, any data on the SI will be ignored. Refer to Table 13 for the related Address Key.

The first byte data (D7 - D0) addressed is then shifted


out on the SO line, MSb first. A single byte of data, or up to the whole memory array, can be read out in one READ instruction. The address is automatically incremented after each byte of data is shifted out. The read operation can be terminated at any time by driving CE# high (VIH) after the data comes out. When the highest address of the devices is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read in one continuous READ instruction.

If a Read Data instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle

Table 13. Address Key

| Address | Pm25LQ032C |
|-------------------|------------|
| $A_N(A_{MS}-A_0)$ | A21 - A0 |
| Don't Care Bits | A23 – A22 |

Figure 12. Read Data Sequence






FAST_READ COMMAND (FAST READ DATA) OPERATION

The FAST_READ instruction is used to read memory data at up to a 104 MHz clock.

The FAST_READ instruction code is followed by three address bytes (A23 - A0) and a dummy byte (8 clocks), transmitted via the SI line, with each bit latched-in during the rising edge of SCK. Then the first data byte addressed is shifted out on the SO line, with each bit shifted out at a maximum frequency fct, during the falling edge of SCK.

The first byte addressed can be at any memory location. The address is automatically incremented after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FAST_READ instruction. The FAST_READ instruction is terminated by driving CE# high (V_H). If a Fast Read Data instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle

Figure 13. Fast Read Data Sequence



Chingis Technology Corp. 20 Date February. 2012, Rev. 1.6.1




FRDO COMMAND (FAST READ DUAL OUTPUT) OPERATION

The FRDO instruction is used to read memory data on two output pins each at up to a 104 MHz clock.

The FRDO instruction code is followed by three address bytes (A23 – A0) and a dummy byte (8 clocks), transmitted via the SI line, with each bit latched-in during the rising edge of SCK. Then the first data byte addressed is shifted out on the SO and SIO lines, with each pair of bits shifted out at a maximum frequency fc $_{\text{T}}$, during the falling edge of SCK. The first bit (MSb) is output on SO, while simultaneously the second bit is output on SIO.

The first byte addressed can be at any memory location. The address is automatically incremented after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRDO instruction. FRDO instruction is terminated by driving CE# high (VIH). If a FRDO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle

Figure 14. Fast Read Dual-Output Sequence



Chingis Technology Corp. 21 Date February. 2012, Rev. 1.6.1



FRDIO COMMAND (FAST READ DUAL I/O) OPERATION


The FRDIO instruction is similar to the FRDO instruction, but allows the address bits to be input two bits at a time. This may allow for code to be executed directly from the SPI in some applications.

The FRDIO instruction code is followed by three address bytes (A23 – A0) and a mode byte, transmitted via the IO0 and IO1 lines, with each pair of bits latched-in during the rising edge of SCK. The address MSb is input on IO1, the next bit on IO0, and continues to shift in alternating on the two lines. The mode byte contains the value Ax, where x is a "don't care" value. Then the first data byte addressed is shifted out on the IO1 and IO0 lines, with each pair of bits shifted out at a maximum frequency f_{CT} , during the falling edge of SCK. The MSb is output on IO1, while simultaneously the second bit is output on IO0. Figure 15 illustrates the timing sequence.

The first byte addressed can be at any memory location. The address is automatically incremented after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRDIO instruction. FRDIO instruction is terminated by driving CE# high (VIH).

The device expects the next operation will be another FRDIO. It remains in this mode until it receives a Mode Reset (FFh) command. In subsequent FRDIO execution, the command code is not input, saving timing cycles as described in Figure 16. If a FRDIO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle


Figure 15. Fast Read Dual I/O Sequence (with command decode cycles)



Chingis Technology Corp. 22 Date February. 2012, Rev. 1.6.1



Figure 16. Fast Read Dual I/O Sequence (without command decode cycles)



FRQO COMMAND (FAST READ QUAD OUTPUT) OPERATION

The FRQO instruction is used to read memory data on four output pins each at up to a 100 MHz clock.


The FRQO instruction code is followed by three address bytes (A23 – A0) and a dummy byte (8 clocks), transmitted via the SI line, with each bit latched-in during the rising edge of SCK. Then the first data byte addressed is shifted out on the IO3, IO2, IO1 and IO0 lines, with each group of four bits shifted out at a maximum frequency f_{CT} , during the falling edge of SCK. The first bit (MSb) is output on IO3, while

simultaneously the second bit is output on IO2, the third bit is output on IO1, etc.

The first byte addressed can be at any memory location. The address is automatically incremented after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRQO instruction. FRQO instruction is terminated by driving CE# high (VIH). If a FRQO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle



Figure 17. Fast Read Quad-Output Sequence





FRQIO COMMAND (FAST READ QUAD I/O) OPERATION

The FRQIO instruction is similar to the FRQO instruction, but allows the address bits to be input four bits at a time. This may allow for code to be executed directly from the SPI in some applications.

The FRQIO instruction code is followed by three address bytes (A23 – A0) and a mode byte, transmitted via the IO3, IO2, IO0 and IO1 lines, with each group of four bits latched-in during the rising edge of SCK. The address MSb is input on IO3, the next bit on IO2, the next bit on IO1, the next bit on IO0, and continue to shift in alternating on the four. The mode byte contains the value Ax, where x is a "don't care" value. After four dummy clocks, the first data byte addressed is shifted out on the IO3, IO2, IO1 and IO0 lines, with each group of four bits shifted out at a maximum frequency fct, during the falling edge of SCK. The first bit (MSb) is output on IO3, while simultaneously the second bit is output on IO2, the

third bit is output on IO1, etc. Figure 18 illustrates the timing sequence.

The first byte addressed can be at any memory location. The address is automatically incremented after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRQIO instruction. FRQIO instruction is terminated by driving CE# high (V_{IH}).

The device expects the next operation will be another FRQIO. It remains in this mode until it receives a Mode Reset (FFh) command. In subsequent FRDIO execution, the command code is not input, saving cycles as described in Figure 19. If a FRQIO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle

Chingis Technology Corp. 25 Date February. 2012, Rev. 1.6.1



Figure 18. Fast Read Quad I/O Sequence (with command decode cycles)







Figure 19. Fast Read Quad I/O Sequence (without command decode cycles)




MR COMMAND (MODE RESET) OPERATION

The Mode Reset command is used to conclude subsequent FRDIO and FRQIO operations. It resets the Mode bits to a value that is not Ax. It should be executed after an FRDIO or FRQIO operation, and is recommended also as the first

command after a system reset. The timing sequence is different depending whether the MR command is used after an FRDIO or FRQIO, as shown in Figure 20.

Figure 20, Mode Reset Command



Chingis Technology Corp. 27 Date February. 2012, Rev. 1.6.1



PAGE PROG COMMAND (PAGE PROGRAM) OPERATION

The Page Program (PAGE_PROG) instruction allows up to 256 bytes data to be programmed into memory in a single operation. The destination of the memory to be programmed must be outside the protected memory area set by the Block Protection (BP2, BP1, BP0) bits. A PAGE_PROG instruction which attempts to program into a page that is write-protected will be ignored. Before the execution of PAGE_PROG instruction, the Write Enable Latch (WEL) must be enabled through a Write Enable (WREN) instruction.


The PAGE_PROG instruction code, three address bytes and program data (1 to 256 bytes) are input via the SI line. Program operation will start immediately after the CE# is brought high, otherwise the PAGE_PROG instruction will not be executed. The internal control logic automatically handles the programming voltages and timing. During a program operation, all instructions will be ignored except the RDSR instruction. The progress or completion of the program operation can be determined by reading the

WIP bit in Status Register via a RDSR instruction. If the WIP bit is "1", the program operation is still in progress. If WIP bit is "0", the program operation has completed.

If more than 256 bytes data are sent to a device, the address counter rolls over within the same page, the previously latched data are discarded, and the last 256 bytes data are kept to be programmed into the page. The starting byte can be anywhere within the page. When the end of the page is reached, the address will wrap around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all other bytes on the same page will remain unchanged.

Note: A program operation can alter "1"s into "0"s, but an erase operation is required to change "0"s back to "1"s. A byte cannot be reprogrammed without first erasing the whole sector or block.

Figure 21. Page Program Sequence



Chingis Technology Corp. 28 Date February. 2012, Rev. 1.6.1



Quad Input Page Program operation

The Quad Input Page Program instruction allows up to 256 bytes data to be programmed into memory in a single operation with four pins (IO0, IO1, IO2 and IO3). The destination of the memory to be programmed must be outside the protected memory area set by the Block Protection (BP3, BP2, BP1, BP0) bits. A Quad Input Page Program instruction which attempts to program into a page that is write-protected will be ignored. Before the execution of Quad Input Page Program instruction, the QE bit in the status register must be set to "1" and the Write Enable Latch (WEL) must be enabled through a Write Enable (WREN) instruction.

The Quad Input Page Program instruction code, three address bytes and program data (1 to 256 bytes) are input via the four pins (IO0, IO1, IO2 and IO3). Program operation will start immediately after the CE# is brought high, otherwise the Quad Input Page Program instruction will not be executed. The internal control logic automatically handles the programming voltages and timing. During a program operation, all instructions will be ignored except the


RDSR instruction. The progress or completion of the program operation can be determined by reading the WIP bit in Status Register via a RDSR instruction. If the WIP bit is "1", the program operation is still in progress. If WIP bit is "0", the program operation has completed.

If more than 256 bytes data are sent to a device, the address counter rolls over within the same page, the previously latched data are discarded, and the last 256 bytes data are kept to be programmed into the page. The starting byte can be anywhere within the page. When the end of the page is reached, the address will wrap around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all other bytes on the same page will remain unchanged.

Note: A program operation can alter "1"s into "0"s, but an erase operation is required to change "0"s back to "1"s. A byte cannot be reprogrammed without first erasing the whole sector or block.

Chingis Technology Corp. 29 Date February. 2012, Rev. 1.6.1







ERASE OPERATION

The memory array of the Pm25LQ032C is organized into uniform 4 Kbyte sectors or 64 Kbyte uniform blocks (a block consists of sixteen adjacent sectors).

Before a byte can be reprogrammed, the sector or block that contains the byte must be erased (erasing sets bits to "1"). In order to erase the devices, there are three erase instructions available: Sector Erase (SECTOR_ER), Block Erase (BLOCK_ER) and Chip Erase (CHIP_ER). A sector erase operation allows any individual sector to be erased without affecting the data in other sectors. A block erase operation erases any individual block. A chip erase operation erases the whole memory array of a device. A sector erase, block erase or chip erase operation can be executed prior to any programming operation.

SECTOR_ER COMMAND (SECTOR ERASE) OPERATION

A SECTOR_ER instruction erases a 4 Kbyte sector Before the execution of a SECTOR_ER instruction, the Write Enable Latch (WEL) must be set via a Write Enable (WREN) instruction. The WEL bit is reset automatically after the completion of sector an erase operation.

A SECTOR_ER instruction is entered, after CE# is pulled low to select the device and stays low during the entire instruction sequence The SECTOR_ER instruction code, and three address bytes are input via SI. Erase operation will start immediately after CE# is pulled high. The internal control logic automatically handles the erase voltage and timing. Refer to Figure 22 for Sector Erase Sequence.

During an erase operation, all instruction will be ignored except the Read Status Register (RDSR) instruction. The progress or completion of the erase

operation can be determined by reading the WIP bit in the Status Register using a RDSR instruction. If the WIP bit is "1", the erase operation is still in progress. If the WIP bit is "0", the erase operation has been completed.

BLOCK_ER COMMAND (BLOCK ERASE) OPERATION

A Block Erase (BLOCK_ER) instruction erases a 64 Kbyte block of the Pm25LQ032C. Before the execution of a BLOCK_ER instruction, the Write Enable Latch (WEL) must be set via a Write Enable (WREN) instruction. The WEL is reset automatically after the completion of a block erase operation.

The BLOCK_ER instruction code and three address bytes are input via SI. Erase operation will start immediately after the CE# is pulled high, otherwise the BLOCK_ER instruction will not be executed. The internal control logic automatically handles the erase voltage and timing. Refer to Figure 23 for Block Erase Sequence.

CHIP_ER COMMAND (CHIP ERASE) OPERATION

A Chip Erase (CHIP_ER) instruction erases the entire memory array of a Pm25LQ032C. Before the execution of CHIP_ER instruction, the Write Enable Latch (WEL) must be set via a Write Enable (WREN) instruction. The WEL is reset automatically after completion of a chip erase operation.

The CHIP_ER instruction code is input via the SI. Erase operation will start immediately after CE# is pulled high, otherwise the CHIP_ER instruction will not be executed. The internal control logic automatically handles the erase voltage and timing. Refer to Figure 24 for Chip Erase Sequence.

Chingis Technology Corp. 31 Date February. 2012, Rev. 1.6.1



Figure 22. Sector Erase Sequence




Figure 23. Block Erase Sequence





Figure 24. Chip Erase Sequence





Program Security information Row instruction (PSIR)

The PSIR instructions can read and programmed (Erase) using three dedicated instructions. The program information Raw instruction is used to program at most 65 bytes to the security memory area (by changing bits from '1' to '0', only). Before it can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded, the device sets the write enable latch (WEL) bit. The program information Row instruction is entered by driving CE# pin Low, followed by the instruction code, three address bytes and at least one data byte on serial data input (SI). CE# pin must be driven High after the eighth bits of the last data byte has been latched in, otherwise the Program information Row instruction is not executed. If more than 64 bytes data are sent to a device, the address counter can not roll over.

After CE# pin is driven High, the self-timed page program cycle (whose duration is t_{potp}) is initiated. While the program OTP cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed program cycle, and it is 0 when it is completed. At some unspecified time before the cycle is complete, the write enable latch (WEL) bit is reset.




Figure 30. Program information Raw Sequence

Note: 1. The SIR address is from 000000h to 00003Fh.
2. The SIR protection bit is in the address 000040h

Chingis Technology Corp. 33 Date February. 2012, Rev. 1.6.1



To lock the OTP memory:


Bit 0 of the OTP control byte, that is byte 64, is used to permanently lock the OTP memory array.

When bit 0 of byte 64 = '1', the 64 bytes of the OTP memory array can be programmed.

When bit 0 of byte 64 = '0', the 64 bytes of the OTP memory array are read-only and cannot be programmed anymore.

Once a bit of the OTP memory has been programmed to '0', it can no longer be set to '1'. Therefore, as soon as bit 0 of byte 64 (control byte) is set to '0', the 64 bytes of the OTP memory array become read-only in a permanent way.

Any program OTP (POTP) instruction issued while an erase, program or write cycle is in progress is rejected without having any effect on the cycle that is in progress






Read Security Information Row (RSIR)

The RSIR instruction read the security information Row. There is no rollover mechanism with the read OTP (ROTP) instruction. This means that the read OTP (ROTP) instruction must be sent with a maximum of 65 bytes to read, since once the 65th byte has been read, the same (65th) byte keeps being read on the SO pin.

Fig 33. Read Security information Row instruction





ABSOLUTE MAXIMUM RATINGS (1)

| Storage Temperature | -55°C to +125°C | |
|---|-----------------------|-----------------|
| Surface Mount Lead Soldering Temperature | Standard Package | 240°C 3 Seconds |
| Surface Mount Lead Soldering Temperature | Lead-free Package | 260°C 3 Seconds |
| Input Voltage with Respect to Ground on All I | -0.5 V to VCC + 0.5 V | |
| All Output Voltage with Respect to Ground | -0.5 V to VCC + 0.5 V | |
| VCC (2) | -0.5 V to +6.0 V | |

Notes:

- 1. Applied conditions greater than those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. The functional operation of the device conditions that exceed those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condition for extended periods may affect device reliability.
- 2. Maximum DC voltage on input or I/O pins is Vcc + 0.5 V. During voltage transitions, input or I/O pins may overshoot Vcc by + 2.0 V for a period of time not to exceed 20 ns. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot GND by -2.0 V for a period of time not to exceed 20 ns.

DC AND AC OPERATING RANGE

| Part Number | Pm25LQ032C | | | |
|--|----------------|--|--|--|
| Operating Temperature (Commercial Grade) | -40°C to 125°C | | | |
| Vcc Power Supply | 2.7 V – 3.6 V | | | |

DC CHARACTERISTICS

Applicable over recommended operating range from:

 $T_{AC} = -40$ °C to +125°C, $V_{CC} = 2.7$ V to 3.6 V (unless otherwise noted).

| Symbol | Parameter | Condition | | Min | Ty p | Max | Units |
|------------------|---------------------------|--|--------------------------|--------------------|---------|----------------|-------|
| I _{CC1} | Vcc Active Read Current | V _{CC} = 3.6V at 33 M | | 10 | 15 | mA | |
| I _{CC2} | Vcc Program/Erase Current | V_{CC} = 3.6V at 33 M | | 15 | 30 | mA | |
| I _{SB1} | Vcc Standby Current CMOS | $V_{CC} = 3.6V, CE\# = 3.6V$ | | | 10 | μА | |
| I _{SB2} | Vcc Standby Current TTL | V_{CC} = 3.6V, CE# = V_{IH} to V_{CC} | | | | 3 | mA |
| I _{LI} | Input Leakage Current | V _{IN} = 0V to V _{CC} | | | | 1 | μА |
| I _{LO} | Output Leakage Current | $V_{IN} = 0V \text{ to } V_{CC}, T_{AC} = 0^{\circ}\text{C to } 130^{\circ}\text{C}$ | | | | 1 | μА |
| V _{IL} | Input Low Voltage | | | -0.5 | | 0.3Vcc | V |
| V _{IH} | Input High Voltage | | | 0.7V _{CC} | | $V_{CC} + 0.3$ | V |
| V _{OL} | Output Low Voltage | 0.71/ -1/ -1.001/ | I _{OL} = 2.1 mA | | | 0.45 | V |
| V _{OH} | Output High Voltage | $I_{OH} = -100 \mu A$ | | $V_{CC} - 0.2$ | | | V |

Chingis Technology Corp. 36 Date February. 2012, Rev. 1.6.1



AC CHARACTERISTICS


Applicable over recommended operating range from T_A = -40°C to +125°C, V_{CC} = 2.7 V to 3.6 V C_L = 1 TTL Gate and 30 pF (unless otherwise noted).

| Symbol | Parameter | Min | Тур | Max | Units |
|-------------------|------------------------------------|-----|-----|------|-------|
| fст | Clock Frequency for fast read mode | 0 | | 104 | MHz |
| fc | Clock Frequency for read mode | 0 | | 33 | MHz |
| t RI | Input Rise Time | | | 8 | ns |
| trı | Input Fall Time | | | 8 | ns |
| t ckH | SCK High Time | 4 | | | ns |
| tckl | SCK Low Time | 4 | | | ns |
| t CEH | CE# High Time | 7 | | | ns |
| tcs | CE# Setup Time | 5 | | | ns |
| t cH | CE# Hold Time | 5 | | | ns |
| tos | Data In Setup Time | 2 | | | ns |
| t DH | Data in Hold Time | 2 | | | ns |
| ths | Hold Setup Time | 15 | | | ns |
| thd | Hold Time | 15 | | | ns |
| tv | Output Valid | | | 8 | ns |
| tон | Output Hold Time Normal Mode | 0 | | | ns |
| tız | Hold to Output Low Z | | | 7 | ns |
| tHZ | Hold to Output High Z | | | 12 | ns |
| tois | Output Disable Time | | | 100 | ns |
| | Secter Erase Time | | 50 | 150 | ms |
| t EC | Block Erase Time | | 500 | 2000 | ms |
| | Chip Erase Time (32Mb) | | 15 | 20 | S |
| t PP | Page Program Time | | 1 | 2 | ms |
| tvcs | Vcc Set-up Time | 50 | | | μS |
| t _{res1} | | | | 3 | μS |
| t _{dp} | | | | 3 | μS |
| t _w | Write Status Register time | | | 2 | ms |



AC CHARACTERISTICS (CONTINUED)

SERIAL INPUT/OUTPUT TIMING (1)




Note: 1. For SPI Mode 0 (0,0)



AC CHARACTERISTICS (CONTINUED)

HOLD TIMING



PIN CAPACITANCE (f = 1 MHz, T = 25°C)

| | Тур | Max | Units | Conditions |
|------|-----|-----|-------|------------------------|
| Cin | 4 | 6 | pF | V _{IN} = 0 V |
| Соит | 8 | 12 | pF | V _{OUT} = 0 V |

Note: These parameters are characterized but not 100% tested.

OUTPUT TEST LOAD

1.8 K OUTPUT PIN 1.3 K 30pF

INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL



Note: 1. Input Pulse Voltage: 0.2Vcc to 0.8Vcc.

- Input Timing Reference Voltages:
 0.3Vcc to 0.7Vcc.
- 3. Output Timing Reference Voltage: Vcc/2.

Chingis Technology Corp. 39 Date February. 2012, Rev. 1.6.1



POWER-UP AND POWER-DOWN

At Power-up and Power-down, the device must not be selected (CE# must follow the voltage applied on Vcc) until Vcc reaches the correct value:

- Vcc(min) at Power-up, and then for a further delay of tVCE

- Vss at Power-down

Usually a simple pull-up resistor on CE# can be used to insure safe and proper Power-up and Power-down. To avoid data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is included. The logic inside the device is held reset while Vcc is less than the POR threshold value (Vwi) during power up, the device does not respond to any instruction until a time delay of tPUW has elapsed after the moment that Vcc rised above the VWI threshold. However, the correct operation of the device

is not guaranteed if, by this time, Vcc is still below Vcc(min). No Write Status Register, Program or Erase instructions should be sent until the later of:


- tPUW after Vcc passed the VWI threshold
- tVCE after Vcc passed the Vcc(min) level

At Power-up, the device is in the following state:

- The device is in the Standby mode
- The Write Enable Latch (WEL) bit is reset

At Power-down, when Vcc drops from the operating voltage, to below the Vwi, all write operations are disabled

and the device does not respond to any write instruction.



| Symbol | Parameter | Min. | Max. | Unit |
|---------------------|--|------|------|------|
| t _{VCE} *1 | Vcc(min) to CE# Low | 10 | | us |
| t _{PUW} *1 | Power-Up time delay to Write instruction | 1 | 10 | ms |
| V_{WI}^{*1} | Write Inhibit Voltage | 2.4 | | V |
| Note: *1. Th | nese parameters are characterized only. | | | |

Chingis Technology Corp. 40 Date February. 2012, Rev: 1.6.1



PROGRAM/ERASE PERFORMANCE

| Parameter | Unit | Тур | Max | Remarks |
|------------------------|------|-----|------|--|
| Sector Erase Time | ms | 50 | 150 | From writing erase command to erase completion |
| Block Erase Time | ms | 500 | 2000 | From writing erase command to erase completion |
| Chip Erase Time (32Mb) | s | 15 | 20 | From writing erase command to erase completion |
| Page Programming Time | ms | 1 | 2 | From writing program command to program completion |
| Byte Program | us | 8 | 25 | |

Note: These parameters are characterized and are not 100% tested.

RELIABILITY CHARACTERISTICS


| Parameter | Min | Тур | Unit | Test Method |
|------------------------|------------|-----|--------|---------------------|
| Endurance | 100,000 | | Cycles | JEDEC Standard A117 |
| Data Retention | 20 | | Years | JEDEC Standard A103 |
| ESD – Human Body Model | 2,000 | | Volts | JEDEC Standard A114 |
| ESD – Machine Model | 200 | | Volts | JEDEC Standard A115 |
| Latch-Up | 100 + Icc1 | | mA | JEDEC Standard 78 |


Note: These parameters are characterized and are not 100% tested.



8**B**


8-Pin JEDEC 208mil Broad Small Outline Integrated Circuit (SOIC) Package (measure in millimeters)





Side View


End View



42



8-Pin 208mil VSOP Package



NOTE:


- NOTE:

 1. CONTROLLING DIMENSION: INCH
 2. DIMENSION "D" DOES NOT INCLUDE MOLD
 FLASH, TIE BAR BURRS AND GATE BURRS.
 MOLD FLASH, TIE BAR BURRS AND GATE BURRS
 SHALL NOT EXCEED 0.006"[0.15mm] PER END.
 DIMENSION "E1" DOES NOT INCLUDE INTERLEAD
 FLASH. INTERLEAD FLASH SHALL NOT EXCEED
 0.010"[0.25mm] PER SIDE.
 3. DIMENSION "b" DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL
 BE 0.003"[0.08mm] TOTAL IN EXCESS OF THE "b"
 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR
 CANNOT BE LOCATED ON THE LOWER RADIUS OR THE
 FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN
 ADJACENT LEAD TO BE 0.0028"[0.07mm]
 4. TOLERANCE: ±0.010"[0.25mm] UNLESS OTHERW
- 4. TOLERANCE: ±0.010"[0.25mm] UNLESS OTHERWISE SPECIFIED.
- OTHERWISE DIMENSION FOLLOW ACCEPTABLE SPEC.

| | DIMENSIO | ONS IN MILL | IMETERS | DIMENSIONS IN INCHES | | |
|---------|----------|-------------|---------|----------------------|------------|-------|
| SYMBOLS | MIN | NOM | MAX | MIN | NOM | MAX |
| Α | _ | | 1.00 | | | 0.039 |
| A1 | 0.05 | 0.10 | 0.15 | 0.002 | 0.004 | 0.006 |
| A2 | 0.75 | 0.80 | 0.85 | 0.030 | 0.031 | 0.033 |
| b | 0.35 | 0.42 | 0.48 | 0.014 | 0.017 | 0.019 |
| С | _ | 0.127 REF. | | | 0.005 REF. | |
| D | 5.18 | 5.28 | 5.38 | 0.204 | 0.208 | 0.212 |
| Ε | 7.70 | 7.90 | 8.10 | 0.303 | 0.311 | 0.319 |
| E1 | 5.18 | 5.28 | 5.38 | 0.204 | 0.208 | 0.212 |
| е | _ | 1.27 | | | 0.050 | |
| L | 0.50 | 0.65 | 0.80 | 0.020 | 0.026 | 0.031 |
| у | | | 0.10 | | | 0.004 |
| 0 | 0. | | 8* | 0, | | 8* |




8K 8-Contact Ulta-Thin Small Outline No-Lead (WSON) Package (measure in millimeters)





44



8P 8-pin 300mil wide body, Plastic Dual In-Line Package PDIP (measure in millimeters)













8M

16 pin – 16-lead Plastic Small Outline, 300 mils body width, package outline









Downloaded from Arrow.com.



Appendix1: Sector Unlock function


| Instruction Name | Hex | Operation | Command | Maximum |
|------------------|------|---------------|---------|-----------|
| | Code | | Cycle | Frequency |
| SECT_UNLOCK | 26h | Sector unlock | 4 Bytes | 100 MHz |
| SECT LOCK | 24h | Sector lock | 1 Byte | 100 MHz |

SEC_UNLOCK COMMAND OPERATION

The Sector unlock command allows the user to select a specific sector to allow program and erase operations. This instruction is effective when the blocks are designated as write-protected through the BP0, BP1, BP2 and BP3 bits in the status register. Only one sector can be enabled at any time. To enable a different sector, a previously

enabled sector must be disabled by executing a Sector Lock command. The instruction code is followed by a 24-bit address specifying the target sector, but A0 through A11 are not decoded. The remaining sectors within the same block remain in read-only mode.

Figure d. Sector Unlock Sequence



Note: 1.If the clock number will not match 8 clocks(command)+ 24 clocks (address), it will be ignored. 2.It must be executed write enable (06h) before sector unlock instructions.


Chingis Technology Corp. 47 Date February. 2012, Rev: 1.6.1



SECT_LOCK COMMAND OPERATION

The Sector Lock command reverses the function of the Sector Unlock command. The instruction code does not require an address to be specified, as only one sector can be enabled at a time. The remaining sectors within the same block remain in read-only mode.

Figure e. Sector Lock Sequence





REVISION HISTORY

| Date | Revision No. | Description of Changes | Page No. |
|----------------|--------------|--|----------|
| November, 2008 | 0.0 | Preliminary Product Specification | All |
| March, 2009 | 0.1 | Official Release to customer | All |
| March, 2009 | 0.2 | Modify the block protect area | 10,11 |
| April, 2009 | 0.3 | Add the SIR into datasheet | 35,36,37 |
| June, 2009 | 0.4 | Change the WP# description | |
| October, 2009 | 0.5 | Add the BP define | 10 |
| Feb, 2010 | 0.6 | Modify the speed from 100MHz to 104MHz Modify the temp range from 40°C~85°C to -40°C~125°C | ALL |
| March, 2010 | 0.7 | Modify the Fig 18 with 4 dummy clock | 27 |
| August, 2010 | 0.8 | Modify Vih to 0.3Vcc Improve the chip erase speed | |
| December,2010 | 0.9 | nodify the erase time Remove the 150mil SOP package | |
| February, 2011 | 1.0 | modify the read ID description | 16 |
| March, 2011 | 1.1 | Add the Hold pin in the package map. | 3 |
| May,2011 | 1.2 | 1. Independent 32Mb | all |
| May, 2011 | 1.3 | Remove the power down function | |
| May, 2011 | 1.4 | Add the sector unlock function | |
| June, 2011 | 1.5 | Add the VSOP package | |
| June,2011 | 1.6 | Modify the BP table | 10 |
| Feb,2012 | 1.6.1 | Revise the active read current max to 15mA | 1 |