




**Pin Configuration (Top View)**

**(Top View)**


**Receiver Block<sup>1</sup>**


Each input has integrated equalization that can eliminate deterministic jitter caused by 25meter 24AWG cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the HDMI™ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, 1 HPD signals, and DDC signals. TMDS Channels have following termination scheme for Rx Sense support.

**Note:**

1.  $R_1 + R_2 = 50 \Omega$

**Pin Description**

| 80 LQFP Pin #   | 64 TQFN Pin #                        | Pin Name   | I/O | Description   |
|---|--------------------------------------|--|-----|---|
| 9, 12, 15, 6  | 7, 9, 12, 4                          | D <sub>0</sub> +1, D <sub>1</sub> +1, D <sub>2</sub> +1, CLK+1 | I   | Port 1 TMDS Positive inputs   |
| 71, 74, 77, 68  | 57, 59, 62, 54                       | D <sub>0</sub> +2, D <sub>1</sub> +2, D <sub>2</sub> +2, CLK+2 | I   | Port 2 TMDS Positive inputs   |
| 52, 55, 58, 49  | 43, 45, 48, 40                       | D <sub>0</sub> +3, D <sub>1</sub> +3, D <sub>2</sub> +3, CLK+3 | I   | Port 3 TMDS Positive inputs   |
| 8, 11, 14, 5  | 6, 8, 11, 3                          | D <sub>0</sub> -1, D <sub>1</sub> -1, D <sub>2</sub> -1, CLK-1 | I   | Port 1 TMDS Negative inputs   |
| 70, 73, 76, 67  | 56, 58, 61, 53                       | D <sub>0</sub> -2, D <sub>1</sub> -2, D <sub>2</sub> -2, CLK-2 | I   | Port 2 TMDS Negative inputs   |
| 51, 54, 57, 48  | 42, 44, 47, 39                       | D <sub>0</sub> -3, D <sub>1</sub> -3, D <sub>2</sub> -3, CLK-3 | I   | Port 3 TMDS Negative inputs   |
| 4, 10, 16, 24, 30,<br>36, 37, 47, 53, 59,<br>65, 66, 72, 78 |                                      | GND  |     | Ground  |
| 80  | 63                                   | HPD1   | O   | Port 1 HPD output   |
| 62  | 50                                   | HPD2   | O   | Port 2 HPD output   |
| 44  | 36                                   | HPD3   | O   | Port 3 HPD output   |
| 40  | 32                                   | HPD_Sink   | I   | Sink side hot plug detector input. High: 5-V power signal asserted from source to sink and EDID is ready.<br>Low: No 5-V power signal asserted from source to sink, or EDID is not ready. |
| 42  | 34                                   | $\overline{\text{OE}}$   | I   | Output Enable, Active LOW   |
| 3   | 2                                    | SCL1   | I/O | Port 1 DDC Clock  |
| 64  | 52                                   | SCL2   | I/O | Port 2 DDC Clock  |
| 46  | 38                                   | SCL3   | I/O | Port 3 DDC Clock  |
| 38  | 31                                   | SCL_Sink   | I/O | Sink Side DDC Clock   |
| 2   | 1                                    | SDA1   | I/O | Port 1 DDC Data   |
| 63  | 51                                   | SDA2   | I/O | Port 2 DDC Data   |
| 45  | 37                                   | SDA3   | I/O | Port 3 DDC Data   |
| 39  | 31                                   | SDA_Sink   | I/O | Sink Side DDC Data  |
| 21, 22, 23  | 17, 18, 19                           | S1, S2, S3   | I   | Source Input Control  |
| 7, 13, 17, 27, 33,<br>43, 50, 56, 61, 69,<br>75, 79         | 5, 10, 22, 27, 35,<br>41, 46, 55, 60 | V <sub>DD</sub>  |     | 3.3V Power Supply   |
| 31, 28, 25, 34  | 25, 23, 20, 28                       | D <sub>0</sub> +, D <sub>1</sub> +, D <sub>2</sub> +, CLK+     | O   | TMDS positive outputs   |
| 32, 29, 26, 35  | 26, 24, 21, 29                       | D <sub>0</sub> -, D <sub>1</sub> -, D <sub>2</sub> -, CLK-     | O   | TMDS negative outputs   |
| 41, 60  | 33, 49                               | EQ_S0, EQ_S1   | I   | Equalizer controls, both controls have internal pull-ups  |
| 19, 18, 20, 1   | 15, 14, 16, 64                       | OC_S0, OC_S1,<br>OC_S2, OC_S3                                  | I   | Output buffer controls, all control bits have internal pull-ups   |

**Switch Block Diagram**


**Truth Table**

| Control Pins    |    |    |    | I/O Selected |                      | Hot Plug Detect Status |          |          |
|-----------------|----|----|----|--------------|----------------------|------------------------|----------|----------|
| $\overline{OE}$ | S1 | S2 | S3 | TMDS outputs | SCL_Sink<br>SDA_Sink | HPD1                   | HPD2     | HPD3     |
| L               | H  | x  | x  | Port1        | SCL1 SDA1            | HPD_Sink               | L        | L        |
| L               | L  | H  | x  | Port2        | SCL2 SDA2            | L                      | HPD_Sink | L        |
| L               | L  | L  | H  | Port3        | SCL3 SDA3            | L                      | L        | HPD_Sink |
| L               | L  | L  | L  | None (Hi-Z)  | None (Hi-Z)          | L                      | L        | L        |
| H               | X  | X  | X  | None (Hi-Z)  | Follow S1, S2, S3    | Follow S1, S2, S3      |          |          |

**OC Setting Value Logic Table**

| 0 Input Control Pins |                      |                      |                      | Setting Value |                               |
|----------------------|----------------------|----------------------|----------------------|---------------|-------------------------------|
| OC_S3 <sup>(1)</sup> | OC_S2 <sup>(1)</sup> | OC_S1 <sup>(1)</sup> | OC_S0 <sup>(1)</sup> | Vswing (mV)   | Pre-emphasis/De-emphasis (dB) |
| 0                    | 0                    | 0                    | 0                    | 333           | -9.5                          |
| 0                    | 0                    | 0                    | 1                    | 500           | -6                            |
| 0                    | 0                    | 1                    | 0                    | 666           | -3.5                          |
| 0                    | 0                    | 1                    | 1                    | 1000          | 0                             |
| 0                    | 1                    | 0                    | 0                    | 160           | -9                            |
| 0                    | 1                    | 0                    | 1                    | 270           | -6                            |
| 0                    | 1                    | 1                    | 0                    | 340           | -3.5                          |
| 0                    | 1                    | 1                    | 1                    | 500           | 0                             |
| 1                    | 0                    | 0                    | 0                    | 500           | 6                             |
| 1                    | 0                    | 0                    | 1                    | 500           | 3.5                           |
| 1                    | 0                    | 1                    | 0                    | 500           | 1.5                           |
| 1                    | 0                    | 1                    | 1                    | 500           | 0                             |
| 1                    | 1                    | 0                    | 0                    | 600           | 0                             |
| 1                    | 1                    | 0                    | 1                    | 1000          | 0                             |
| 1                    | 1                    | 1                    | 0                    | 750           | 0                             |
| 1                    | 1                    | 1                    | 1                    | 500           | 0                             |

**EQ Setting Value Logic Table** for high speed data bits (TMDS CLK input is left at 3dB default always)

| EQ_S1 <sup>(1)</sup> | EQ_S0 <sup>(1)</sup> | Setting Value  |
|----------------------|----------------------|--|
| 0                    | 0                    | 15dB on all high speed data inputs   |
| 0                    | 1                    | 3dB on all high speed data inputs  |
| 1                    | 0                    | 8dB on all high speed data inputs  |
| 1                    | 1                    | Optimized Equalization on all high speed data inputs (Default setting which can support all cable lengths from 1meter to 20meters) |

**Notes:**

1) Integrated internal pull-ups

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

|   |                   |
|---|-------------------|
| Storage Temperature .....               | –65°C to +150°C   |
| Supply Voltage to Ground Potential..... | –0.5V to +4.0V    |
| DC Input Voltage .....                  | –0.5V to $V_{DD}$ |
| DC Output Current.....                  | 120mA             |
| Power Dissipation .....                 | 1.0W              |

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended Operating Conditions

| Symbol                                    | Parameter  | Min.  | Typ. | Max.                   | Units |
|---|--|-------|------|------------------------|-------|
| V <sub>DD</sub>                           | Supply Voltage                                   | 3.135 | 3.3  | 3.465                  | V     |
| T <sub>A</sub>                            | Operating free-air temperature                   | 0     |      | 70                     | °C    |
| TMDS Differential Pins                    |  |       |      |                        |       |
| V <sub>ID</sub>                           | Receiver peak-to-peak differential input voltage | 150   |      | 1560                   | mVp-p |
| V <sub>IC</sub>                           | Input common mode voltage                        | 2     |      | V <sub>DD</sub> + 0.01 | V     |
| V <sub>DD</sub>                           | TMDS output termination voltage                  | 3.135 | 3.3  | 3.465                  | V     |
| R <sub>T</sub>                            | Termination resistance                           | 45    | 50   | 55                     | ohm   |
|   | Signaling rate                                   | 0.25  |      | 2.5                    | Gbps  |
| Control Pins (OC_Sx, EQ_Sx, Sx, OE)       |  |       |      |                        |       |
| V <sub>IH</sub>                           | LVTTL High-level input voltage                   | 2     |      | V <sub>DD</sub>        | V     |
| V <sub>IL</sub>                           | LVTTL Low-level input voltage                    | GND   |      | 0.8                    |       |
| DDC Pins (SCLx, SCL_SINK, SDAx, SDA_SINK) |  |       |      |                        |       |
| V <sub>I(DDC)</sub>                       | Input voltage                                    | GND   |      | 5.5                    | V     |
| Status Pins (HPD_SINK)                    |  |       |      |                        |       |
| V <sub>IH</sub>                           | LVTTL High-level input voltage                   | 2     |      | 5.3                    | V     |
| V <sub>IL</sub>                           | LVTTL Low-level input voltage                    | GND   |      | 0.8                    |       |

**TMDS Compliance Test Results**

| Item   | HDMI™ 1.3 Spec   | Pericom Product Spec  |
|--|--|---|
| <b>Operating Conditions</b>  |  |   |
| Termination Supply Voltage, $V_{DD}$                                       | $3.3V \pm 5\%$   | $3.30 \pm 5\%$  |
| Terminal Resistance  | 50-ohm $\pm 10\%$  | 45 to 55-ohm  |
| <b>Source DC Characteristics at TP1</b>                                    |  |   |
| Single-ended high level output voltage, $V_H$                              | $V_{DD} \pm 10mV$  | $V_{DD} \pm 10mV$   |
| Single-ended low level output voltage, $V_L$                               | $(V_{DD} - 600mV) \leq V_L \leq (V_{DD} - 400mV)$  | $(V_{DD} - 600mV) \leq V_L \leq (V_{DD} - 400mV)$                                 |
| Single-ended output swing voltage, $V_{swing}$                             | $400mV \leq V_{swing} \leq 600mV$  | $400mV \leq V_{swing} \leq 600mV$   |
| Single-ended standby (off) output voltage, $V_{off}$                       | $V_{DD} \pm 10mV$  | $V_{DD} \pm 10mV$   |
| <b>Transmitter AC Characteristics at TP1</b>                               |  |   |
| Risetime/Falltime (20%-80%)  | $75ps \leq \text{Risetime/Falltime} \leq 0.4 \text{ Tbit}$<br>( $75ps \leq tr/tf \leq 242ps$ ) @ 1.65 Gbps | 240ps   |
| Intra-Pair Skew at Transmitter Connector, max                              | 0.15 Tbit<br>(90.9ps @ 1.65 Gbps)  | 60ps max  |
| Inter-Pair Skew at Transmitter Connector, max                              | 0.2 Tpixel<br>(1.2ns @ 1.65 Gbps)  | 100ps max   |
| Clock Jitter, max  | 0.25 Tbit<br>(151.5ps @ 1.65 Gbps)   | 82ps max  |
| <b>Sink Operating DC Characteristics at TP2</b>                            |  |   |
| Input Differential Voltage Level, $V_{diff}$                               | $150 \leq V_{diff} \leq 1200mV$  | $150mV \leq V_{DIFF} \leq 1200mV$   |
| Input Common Mode Voltage Level, $V_{ICM}$                                 | $(V_{DD} - 300mV) \leq V_{icm} \leq (V_{DD} - 37.5mV)$<br>Or<br>$V_{DD} \pm 10\%$                          | $(V_{DD} - 300mV) \leq V_{icm} \leq (V_{DD} - 37.5mV)$<br>Or<br>$V_{DD} \pm 10\%$ |
| <b>Sink DC Characteristics When Source Disabled or Disconnected at TP2</b> |  |   |
| Differential Voltage Level   | $V_{DD} \pm 10mV$  | $V_{DD} \pm 10mV$   |

**Electrical Characteristics** (over recommended operating conditions unless otherwise noted)

| Symbol   | Parameter  | Test Conditions  | Min.                  | Typ. <sup>(1)</sup> | Max.                  | Units                    |
|--|--|--|-----------------------|---------------------|-----------------------|--------------------------|
| I <sub>CC</sub>                                      | Supply Current   | V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = V <sub>DD</sub> - 0.4V,<br>R <sub>T</sub> = 50-ohm, V <sub>DD</sub> = 3.3V<br>Data Input = 1.65 Gbps HDMI™ data<br>pattern |                       | 200                 |                       | mA                       |
| P <sub>D</sub>                                       | Power Dissipation  | CLK Input = 165 MHz clock  |                       | 660                 |                       | mW                       |
| I <sub>CCQ</sub>                                     | Standby Current  | $\overline{\text{OE}}$ = HIGH, S1 = S2 = S3 = LOW  |                       | 8                   |                       | mA                       |
| <b>TMDS Differential Pins</b>                        |  |  |                       |                     |                       |                          |
| V <sub>OH</sub>                                      | Single-ended high-level output voltage                                 | V <sub>DD</sub> = 3.3V, R <sub>T</sub> = 50-ohm<br>Pre-emphasis/De-emphasis = 0dB  | V <sub>DD</sub> - 10  |                     | V <sub>DD</sub> + 10  | mV                       |
| V <sub>OL</sub>                                      | Single-ended low-level output voltage                                  |  | V <sub>DD</sub> - 600 |                     | V <sub>DD</sub> - 400 |                          |
| V <sub>swing</sub>                                   | Single-ended output swing voltage                                      |  | 400                   |                     | 600                   |                          |
| V <sub>OD(O)</sub>                                   | Overshoot of output differential voltage                               |  |                       | 6%                  | 15%                   | 2x<br>V <sub>swing</sub> |
| V <sub>OD(U)</sub>                                   | Undershoot of output differential voltage                              |  |                       | 12%                 | 25%                   |                          |
| ΔV <sub>OC(SS)</sub>                                 | Change in steady-state common-mode output voltage between logic states |  |                       | 0.5                 | 5                     | mV                       |
| I <sub>(OS)</sub>                                    | Short circuit output current   |  |                       |                     | 12                    | mA                       |
| V <sub>ODE(SS)</sub>                                 | Steady state output differential voltage                               | OC_Sx = GND, Data Input = 250 Mbps HDMI™ data pattern<br>CLK Input = 25 MHz clock<br>x = 0, 1, 2, 3  | 560                   |                     | 840                   | mVp-p                    |
| V <sub>ODE(PP)</sub>                                 | Peak-to-peak output differential voltage                               |  | 800                   |                     | 1200                  |                          |
| V <sub>I(open)</sub>                                 | Single-ended input voltage under high impedance input or open input    | I <sub>I</sub> = 10μA  | V <sub>DD</sub> - 10  |                     | V <sub>DD</sub> + 10  | mV                       |
| R <sub>INT</sub>                                     | Input termination resistance   | V <sub>IN</sub> = 2.9V   | 45                    | 50                  | 55                    | ohm                      |
| <b>DDC I/O Pins (SCLx, SCL_SINK, SDAx, SDA_SINK)</b> |  |  |                       |                     |                       |                          |
| I <sub>lk</sub>                                      | Input leakage current  | V <sub>I</sub> = 5.5V  | -50                   |                     | 50                    | μA                       |
|  |  | V <sub>I</sub> = V <sub>DD</sub>   | -10                   |                     | 10                    |                          |
| C <sub>IO</sub>                                      | Input/output capacitance   | V <sub>I</sub> = 0V  |                       | 7.5                 |                       | pF                       |
| R <sub>ON</sub>                                      | Switch resistance  | I <sub>O</sub> = 3mA, V <sub>O</sub> = 0.4V  |                       | 25                  | 50                    | ohm                      |
| V <sub>PASS</sub>                                    | Switch output voltage  | V <sub>I</sub> = 3.3V, I <sub>I</sub> = 100μA  | 1.5 <sup>(2)</sup>    | 2.0                 | 2.5 <sup>(3)</sup>    | V                        |
| <b>Status Pins (HPD)</b>                             |  |  |                       |                     |                       |                          |
| V <sub>OH(TTL)</sub>                                 | TTL High-level output voltage  | I <sub>OH</sub> = -4mA   | 2.4                   |                     |                       | V                        |
| V <sub>OL(TTL)</sub>                                 | TTL Low-level output voltage   | I <sub>OL</sub> = 4mA  |                       |                     | 0.4                   | V                        |

(Table Continued)



**Electrical Characteristics** (Continued)

| Symbol   | Parameter                        | Test Conditions                           | Min. | Typ. <sup>(1)</sup> | Max. | Units |
|--|----------------------------------|---|------|---------------------|------|-------|
| Control Pins (OC_Sx, EQ_Sx, Sx, $\overline{\text{OE}}$ ) |                                  |   |      |                     |      |       |
| I <sub>IH</sub>  | High-level digital input current | V <sub>IH</sub> = 2.0V or V <sub>DD</sub> | -10  |                     | 10   | μA    |
| I <sub>IL</sub>  | Low-level digital input current  | V <sub>IL</sub> = GND or 0.8V             | -10  |                     | 10   |       |
| Status Pins (HPD_SINK)                                   |                                  |   |      |                     |      |       |
| I <sub>IH</sub>  | High-level digital input current | V <sub>IH</sub> = 5.3V                    | -50  |                     | 50   | μA    |
|  |                                  | V <sub>IH</sub> = 2.0V or V <sub>DD</sub> | -10  |                     | 10   |       |
| I <sub>IL</sub>  | Low-level digital input current  | V <sub>IL</sub> = GND or 0.8V             | -10  |                     | 10   |       |

**Notes:**

1. All typical values are at 25°C and with a 3.3V supply.
2. The value is tested in full temperature range at 3.0V.
3. The value is tested in full temperature range at 3.6V.

**Switching Characteristics** (over recommended operating conditions unless otherwise noted)

| Symbol   | Parameter   | Test Conditions  | Min. | Typ. <sup>(1)</sup> | Max. | Units |
|--|---|--|------|---------------------|------|-------|
| TMDS Differential Pins                                     |   |  |      |                     |      |       |
| tpd  | Propagation delay   | V <sub>DD</sub> = 3.3V, R <sub>T</sub> = 50-ohm,<br>pre-emphasis/de-emphasis = 0dB                           |      |                     | 2000 | ps    |
| t <sub>r</sub>   | Differential output signal rise time<br>(20% - 80%)                                   |  | 75   |                     | 140  |       |
| t <sub>f</sub>   | Differential output signal fall time<br>(20% - 80%)                                   |  | 75   |                     | 140  |       |
| t <sub>sk(p)</sub>   | Pulse skew  |  |      | 10                  | 50   |       |
| t <sub>sk(D)</sub>   | Intra-pair differential skew  |  |      | 23                  | 50   |       |
| t <sub>sk(o)</sub>   | Inter-pair differential skew <sup>(2)</sup>   |  |      |                     | 100  |       |
| TCLK <sub>jit(pp)</sub>                                    | Peak-to-peak output jitter from<br>TMDS CLK channel residual jitter                   | pre-emphasis/de-emphasis = 0dB,<br>Data Input = 1.65 Gbps HDMI™ data<br>pattern<br>CLK Input = 165 MHz clock |      | 15                  | 30   |       |
| TDATA <sub>jit(pp)</sub>                                   | Peak-to-peak output jitter from<br>TMDS data residual jitter                          |  |      | 18                  | 50   |       |
| t <sub>DE</sub>  | De-emphasis duration  | de-emphasis = -3.5dB,<br>Data Input = 250 Mbps HDMI™ data<br>pattern, CLK Input = 25 MHz clock               |      | 240                 |      |       |
| t <sub>SX</sub>  | Select to switch output   |  |      |                     | 10   | ns    |
| t <sub>en</sub>  | Enable time   |  |      |                     | 200  |       |
| t <sub>dis</sub>   | Disable time  |  |      |                     | 10   |       |
| DDC I/O Pins (SCLx, SCL_SINK, SDAx, SDA_SINK)              |   |  |      |                     |      |       |
| t <sub>pd(DDC)</sub>                                       | Propagation delay from SCLn to<br>SCL_SINK or SDAx to SDA_SINK<br>or SDA_SINK to SDAx | C <sub>L</sub> = 10pF  |      | 0.4                 | 2.5  | ns    |
| Control and Status Pins (OC_SX, EQ_SX, Sx, HPD_SINK, HPDx) |   |  |      |                     |      |       |
| t <sub>pd(HPD)</sub>                                       | Propagation delay (from HPD_SINK<br>to the active port of HPDx)                       | C <sub>L</sub> = 10pF  |      | 2                   | 6.0  | ns    |
| t <sub>sx(HPD)</sub>                                       | Switch time (from port select to the<br>latest valid status of HPDx)                  |  |      | 3                   | 6.5  |       |

**Notes:**

1. All typical values are at 25°C and with a 3.3V supply.
2. t<sub>sk(o)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs are tied together.

## Application Information

### Supply Voltage


All V<sub>DD</sub> pins are recommended to have a 0.01μF capacitor tied from V<sub>DD</sub> to GND to filter supply noise

### TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDMI301 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.

### TMDS output oscillation elimination


The TMDS inputs do not incorporate a squelch circuit. Therefore, we recommend the input to be externally biased to prevent output oscillation. One pin will be pulled high to  $V_{DD}$  with the other grounded through a 1.5K-Ohm resistor as shown.



TMDS Input Fail-Safe Recommendation

### Recommended Power Supply Decoupling Circuit

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put  $0.1\mu\text{F}$  decoupling capacitors on each  $V_{DD}$  pins of our part, there are four  $0.1\mu\text{F}$  decoupling capacitors are put in Figure 1 with an assumption of only four  $V_{DD}$  pins on our part, if there is more or less  $V_{DD}$  pins on our Pericom parts, the number of  $0.1\mu\text{F}$  decoupling capacitors should be adjusted according to the actual number of  $V_{DD}$  pins. On top of  $0.1\mu\text{F}$  decoupling capacitors on each  $V_{DD}$  pins, it is recommended to put a  $10\mu\text{F}$  decoupling capacitor near our part's  $V_{DD}$ , it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.




**Figure 1 Recommended Power Supply Decoupling Circuit Diagram**

## Requirements on the Decoupling Capacitors

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.


## Layout and Decoupling Capacitor Placement Consideration

- Each 0.1μF decoupling capacitor should be placed as close as possible to each V<sub>DD</sub> pin.
- V<sub>DD</sub> and GND planes should be used to provide a low impedance path for power and ground.
- Via holes should be placed to connect to V<sub>DD</sub> and GND planes directly.
- Trace should be as wide as possible
- Trace should be as short as possible.
- The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- 10μF capacitor should also be placed closed to our part and should be placed in the middle location of 0.1μF capacitors.
- Avoid the large current circuit placed close to our part; especially when it is shared the same V<sub>DD</sub> and GND planes. Since large current flowing on our V<sub>DD</sub> or GND planes will generate a potential variation on the V<sub>DD</sub> or GND of our part.



**Figure 2 Layout and Decoupling Capacitor Placement Diagram**


## Package Mechanical: 80-pin, Low Profile Quad Flat Package (FF80)



07-0100

### Note:

- For latest package info, please check: <http://www.pericom.com/products/packaging/mechanicals.php>

**Package Mechanical: 64-pin, Quad Flat Package (ZL64)**


08-0530

**Note:**

- For latest package info, please check: <http://www.pericom.com/products/packaging/mechanicals.php>

**Ordering Information**

| Ordering Code | Package Code | Package Description          |
|---------------|--------------|------------------------------|
| PI3HDMI301FFE | FF           | 80-pin, Pb-free & Green LQFP |
| PI3HDMI301ZLE | ZL           | 64-pin, Pb-free & Green TQFN |

**Notes:**

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel