

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

TABLE OF CONTENTS

General Description	1
Applications	1
Features	1
Simplified Block Diagram	1
Absolute Maximum Ratings	4
Package Thermal Characteristics	4
Electrical Characteristics	4
Typical Operating Characteristics	9
General	9
Speaker Amplifier	9
Pin Configuration	16
Pin Description	16
Detailed Description	17
Digital Audio Interface Modes	17
MCLK Elimination	17
Jitter Tolerance	17
BCLK Polarity	17
LRCLK Polarity	17
PCM Timing Characteristics	18
Standby Mode	26
DAC Digital Filters	26
$\overline{\text{SD_MODE}}$ and Shutdown Operation	26
Class D Speaker Amplifier	27
Ultra-Low EMI Filterless Output Stage	27
Speaker Current Limit	28
Gain Selection	28
Click-and-Pop Suppression	28
Applications Information	29
Filterless Class D Operation	31
Power-Supply Input	31
Layout and Grounding	31
WLP Applications Information	31
Functional Diagram	32
Ordering Information	32
Package Information	33
Revision History	34

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

LIST OF FIGURES

Figure 1. I ² S Audio Interface Timing Diagram (MAX98355A)	8
Figure 2. Left-Justified Audio Interface Timing Diagram (MAX98355B)	8
Figure 3. TDM Audio Interface Timing Diagram.	8
Figure 4. MAX98355A I ² S Digital Audio Interface Timing, 16-Bit Resolution	18
Figure 5. MAX98355A I ² S Digital Audio Interface Timing, 24-Bit Resolution	19
Figure 6. MAX98355B Left-Justified Digital Audio Interface Timing, 16-Bit Resolution	20
Figure 7. MAX98355B Left-Justified Digital Audio Interface Timing, 24-Bit Resolution.	21
Figure 8. MAX98355A TDM Digital Audio Interface Timing.	22
Figure 9. MAX98355B TDM Digital Audio Interface Timing.	23
Figure 10. MAX98355A TDM Digital Audio Interface Timing, Example of Four 16-Bit Slots.	24
Figure 11. MAX98355B TDM Digital Audio Interface Timing, Example of Four 16-Bit Slots	25
Figure 12. $\overline{\text{SD_MODE}}$ Resistor Connection Using Open-Drain Driver	27
Figure 13. $\overline{\text{SD_MODE}}$ Resistor Connection Using Pullup/Down Driver	27
Figure 14. EMI with 12in of Speaker Cable and No Output Filtering	28
Figure 15. Left-Channel PCM Operation with 6dB Gain	29
Figure 16. Left-Channel PCM Operation with 12dB Gain	29
Figure 17. Right-Channel PCM Operation with 6dB Gain	29
Figure 18. Stereo PCM Operation Using Two ICs	30
Figure 19. Left/2 + Right/2 PCM Operation with 6dB Gain	31
Figure 20. MAX98355A/MAX98355B WLP Ball Dimensions.	31

LIST OF TABLES

Table 1. RMS Jitter Tolerance.	17
Table 2. BCLK Polarity	17
Table 3. LRCLK Polarity	17
Table 4. Digital Filter Settings.	26
Table 5. $\overline{\text{SD_MODE}}$ Control.	26
Table 6. Examples of $\overline{\text{SD_MODE}}$ Pullup Resistor Values	26
Table 7. Gain Selection.	28

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

ABSOLUTE MAXIMUM RATINGS

V_{DD} , LRCLK, BCLK, and DIN to GND -0.3V to +6V
All Other Pins to GND -0.3V to (V_{DD} + 0.3V)
Continuous Current In/Out of V_{DD} /GND/OUT_ ± 1.6 A
Continuous Input Current (all other pins) ± 20 mA
Duration of OUT_ Short Circuit to GND or V_{DD} Continuous
Duration of OUTP Short to OUTN Continuous

Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)
WLP (derate 13.7mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 1096mW
Junction Temperature $+150^\circ\text{C}$
Operating Temperature Range -40°C to $+85^\circ\text{C}$
Storage Temperature Range -65°C to $+150^\circ\text{C}$
Soldering Temperature (reflow) $+230^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

WLP

Junction-to-Ambient Thermal Resistance (θ_{JA}) 73°C/W
Junction-to-Case Thermal Resistance (θ_{JC}) 50°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

($V_{DD} = 5\text{V}$, $V_{GND} = 0\text{V}$, GAIN = V_{DD} (+6dB). BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $Z_{SPK} = \infty$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V_{DD}	Guaranteed by PSSR test	2.5		5.5	V
Undervoltage Lockout	UVLO		1.4	1.8	2.3	V
Quiescent Current	I_{DD}	$T_A = +25^\circ\text{C}$		2.75	3.35	mA
		$T_A = +25^\circ\text{C}$, $V_{DD} = 3.7\text{V}$		2.4	2.7	
Shutdown Current	I_{SHDN}	$\overline{\text{SD_MODE}} = 0\text{V}$, $T_A = +25^\circ\text{C}$		0.6	2	μA
Standby Current	I_{STNDBY}	$\overline{\text{SD_MODE}} = 1.8\text{V}$, no BCLK, $T_A = +25^\circ\text{C}$		300	400	μA
Turn-On Time	t_{ON}	Time from receipt of first clock cycle to full operation, including 6ms fade-in volume ramp		7	7.5	ms
Output Offset Voltage	V_{OS}	$T_A = +25^\circ\text{C}$, gain = 15dB		± 0.3	± 1.5	mV
Click-and-Pop Level	K_{CP}	Peak voltage, $T_A = +25^\circ\text{C}$, A-weighted, 32 samples per second (Note 3)	Into shutdown	-66		dBV
			Out of shutdown	-72		
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.5\text{V}$ to 5.5V , $T_A = +25^\circ\text{C}$		60	75	dB
		$T_A = +25^\circ\text{C}$ (Notes 3, 4)	$f = 217\text{Hz}$, 200mV _{P-P} ripple		77	
			$f = 10\text{kHz}$, 200mV _{P-P} ripple		60	

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

ELECTRICAL CHARACTERISTICS (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD}$ (+6dB). BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $Z_{SPK} = \infty$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Power (Note 3)	P_{OUT}	THD+N = 10%, gain = 12dB	$Z_{SPK} = 4\Omega + 33\mu H$	3.2		W
			$Z_{SPK} = 8\Omega + 68\mu H$	1.8		
			$Z_{SPK} = 8\Omega + 68\mu H$, $V_{DD} = 3.7V$	0.93		
		THD+N = 1%, gain = 12dB	$Z_{SPK} = 4\Omega + 33\mu H$	2.5		
			$Z_{SPK} = 8\Omega + 68\mu H$	1.4		
			$Z_{SPK} = 8\Omega + 68\mu H$, $V_{DD} = 3.7V$	0.77		
Total Harmonic Distortion + Noise	THD+N	$f = 1kHz$, $P_{OUT} = 1W$, $T_A = +25^\circ C$, $Z_{SPK} = 4\Omega + 33\mu H$		0.02	0.06	%
		$f = 1kHz$, $P_{OUT} = 0.5W$, $T_A = +25^\circ C$, $Z_{SPK} = 8\Omega + 68\mu H$		0.013		
Dynamic Range	DR	A-weighted, all gain settings, $V_{RMS} = 4.55V$ (clipping), 24- or 32-bit data		105		dB
Output Noise	V_N	A-weighted, all gain settings, 24- or 32-bit data (Note 4)		25		μV_{RMS}
Gain (Relative to a 2.1dBV Reference Level)	A_V	GAIN = GND through 100k Ω	14.4	15	15.6	dB
		GAIN = GND	11.4	12	12.6	
		GAIN = unconnected	8.4	9	9.6	
		GAIN = V_{DD}	5.4	6	6.6	
		GAIN = V_{DD} through 100k Ω	2.4	3	3.6	
Current Limit	I_{LIM}			2.8		A
Efficiency	η	$Z_{SPK} = 8\Omega + 68\mu H$, THD+N = 10%, $f = 1kHz$, gain = 12dB		92		%
DAC Gain Error				1		%
Frequency Response			-0.2		+0.2	dB
DAC DIGITAL FILTERS						
VOICE MODE IIR LOWPASS FILTER (LRCLK < 30kHz)						
Passband Cutoff	f_{PLP}	Ripple limit cutoff	0.443			Hz
		-3dB cutoff	0.446			
Stopband Cutoff	f_{SLP}				0.464	Hz
Stopband Attenuation		$f > f_{SLP}$	75			dB

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

ELECTRICAL CHARACTERISTICS (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD}$ (+6dB). $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $Z_{SPK} = \infty$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
AUDIO MODE FIR LOWPASS FILTER (30kHz < LRCLK < 50kHz)						
Passband Cutoff	f_{PLP}	Ripple limit cutoff	0.43			Hz
		-3dB cutoff	0.47			
		-6.02dB cutoff	0.5			
Stopband Cutoff	f_{SLP}				0.58	Hz
Stopband Attenuation		$f > f_{SLP}$	60			dB
AUDIO MODE FIR LOWPASS FILTER (LRCLK > 50kHz)						
Passband Cutoff	f_{PLP}	Ripple limit cutoff	0.24			Hz
		-3dB cutoff	0.31			
Stopband Cutoff	f_{SLP}				0.477	Hz
Stopband Attenuation		$f < f_{SLP}$	60			dB
DIGITAL AUDIO INTERFACE						
Resolution		I ² S/left justified mode	16/24/32			Bits
		TDM mode	16			
BCLK Frequency Range	f_{BCLK}	BCLK must be 32, 48, or 64X of LRCLK	0.2432		6.4512	MHz
BCLK High Time	t_{BCLKH}		40			ns
BCLK Low Time	t_{BCLKL}		40			ns
Maximum Low Frequency BCLK and LRCLK Jitter		RMS jitter below 40kHz		0.5		ns
Maximum High Frequency BCLK and LRCLK Jitter		RMS jitter above 40kHz		12		
Input High Voltage	V_{IH}	Digital audio inputs	1.3			V
Input Low Voltage	V_{IL}	Digital audio inputs			0.6	V

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

ELECTRICAL CHARACTERISTICS (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD}$ (+6dB). $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $Z_{SPK} = \infty$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage Current	I _{IH} , I _{IL}	V _{IN} = 0V, V _{DD} = 5.5V, T _A = +25°C	-1		+1	μA
Input Capacitance	C _{IN}			3		pF
DIN to BCLK Setup Time	t _{SETUP}		10			ns
LRCLK to BCLK Setup Time	t _{SYNCSET}		10			
DIN to BCLK Hold Time	t _{HOLD}		10			
LRCLK to BCLK Hold Time	t _{SYNCHOLD}		10			
SD_MODE COMPARATOR TRIP POINTS						
B0		See $\overline{\text{SD_MODE}}$ and shutdown operation for details	0.08	0.16	0.355	V
B1			0.65	0.77	0.825	
B2			1.245	1.4	1.5	
SD_MODE Pulldown Resistor	R _{PD}		92	100	108	kΩ
GAIN COMPARATOR TRIP POINTS						
	V _{GAIN}	A _V = 3dB gain	0.65 x V _{DD}		0.85 x V _{DD}	V
		A _V = 6dB gain	0.9 x V _{DD}		V _{DD}	
		A _V = 9dB gain	0.4 x V _{DD}		0.6 x V _{DD}	
		A _V = 12dB gain	0		0.1 x V _{DD}	
		A _V = 15dB gain	0.15 x V _{DD}		0.35 x V _{DD}	

Note 2: 100% production tested at $T_A = +25^\circ C$. Specifications over temperature limits are guaranteed by design.

Note 3: Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For $R_L = 8\Omega$, $L_L = 68\mu H$. For $R_L = 4\Omega$, $L_L = 33\mu H$.

Note 4: Digital silence used for input signal.

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Figure 1. I²S Audio Interface Timing Diagram (MAX98355A)




Figure 2. Left-Justified Audio Interface Timing Diagram (MAX98355B)




Figure 3. TDM Audio Interface Timing Diagram



MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Typical Operating Characteristics

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD}$ (+6dB). $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

General



Speaker Amplifier









MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD} (+6dB)$. $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)









MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD}$ (+6dB). $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)









MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD} (+6dB)$. $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)









MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD}$ (+6dB). BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)




MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD}$ (+6dB). $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)









MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Typical Operating Characteristics (continued)


($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN = V_{DD} (+6dB)$. $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)



MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Pin Configuration



Pin Description

PIN	NAME	FUNCTION	
A1	$\overline{\text{SD_MODE}}$	Shutdown and Channel Select. Determines left, right, or left/2 + right/2 mix and also used for shutdown. See Table 5.	
A2	V _{DD}	Power-Supply Input	
A3	OUTP	Positive Speaker Amplifier Output	
B1	DIN	Digital Input Signal	
B2	GAIN	Amplifier Gain	
		Gain Connections	Gain (dB)
		GND through 100k Ω resistor	15
		GND	12
		Unconnected	9
		V _{DD}	6
		V _{DD} through 100k Ω resistor	3
B3	OUTN	Negative Speaker Amplifier Output	
C1	BCLK	Bit Clock Input Signal. BCLK must be 32, 48, or 64 x LRCLK. Valid frequency range: 256kHz–6.144MHz.	
C2	GND	Ground	
C3	LRCLK	Left/Right Word Clock Input. Valid frequency range: 8kHz–96kHz.	

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Detailed Description

The MAX98355A/MAX98355B are digital PCM input Class D power amplifiers. The MAX98355A accepts standard I²S data through DIN, BCLK, and LRCLK while the MAX98355B accepts left justified data through the same inputs. Both versions can accept 16-bit TDM data with up to four slots. These devices eliminate the need for an external MCLK signal that is typically required for PCM data transmission.

SD_MODE selects which data word is output by the amplifier and is used to put the IC into shutdown. The **GAIN** pin offers five gain settings and allows the output of the amplifier to be tuned to the appropriate level.

The output stage features low-quiescent current, comprehensive click-and-pop suppression, and excellent RF immunity. The ICs offer Class AB audio performance with Class D efficiency in a minimal board-space solution. The Class D amplifier features spread-spectrum modulation with edge-rate and overshoot control circuitry that offers significant improvements in switch-mode amplifier radiated emissions. The amplifier features click-and-pop suppression that reduces audible transients on startup and shutdown. The amplifier includes thermal-overload and short-circuit protection.

Digital Audio Interface Modes

The input stage of the digital audio interface is highly flexible, supporting 8kHz, 16kHz, 44.1kHz, 48kHz, 88.2kHz, and 96kHz sampling rates with 16/24/32-bit resolution for I²S/left justified data as well as up to a 4-slot, 16-bit time division multiplexed (TDM) format (only the first two slots can be selected by the ICs). When LRCLK has a 50% duty cycle, the data format is determined by the part number selection (MAX98355A/MAX98355B). When a frame sync pulse is used for the LRCLK the data format is automatically configured to TDM mode. The frame sync pulse indicates the beginning of the first time slot.

MCLK Elimination

The ICs eliminate the need for the external MCLK signal that is typically used for PCM communication. This reduces EMI and possible board coupling issues in addition to reducing the size and pin-count of the ICs.

Jitter Tolerance

The ICs feature a very high BCLK and LRCLK jitter tolerance of 0.5ns for RMS jitter below 40kHz and 12ns for wideband RMS jitter while maintaining a dynamic range greater than 98dB ([Table 1](#)).

BCLK Polarity

When operating in I²S/left justified mode, incoming serial data is always clocked-in on the rising edge of BCLK. In TDM mode, the MAX98355A clocks-in serial data on the rising edge of BCLK while the MAX98355B clocks in serial data on the falling edge of BCLK ([Table 2](#)).

LRCLK Polarity

LRCLK specifies whether left-channel data or right-channel data is currently being read by the digital audio interface. The MAX98355A indicates the left channel word when LRCLK is low, and the MAX98355B indicates the left channel word when LRCLK is high ([Table 3](#)). LRCLK supports 8kHz, 16kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz, and 96kHz frequency clocks ($\pm 5\%$ at each rate).

Table 1. RMS Jitter Tolerance

FREQUENCY	RMS JITTER TOLERANCE (ns)
< 40kHz	0.5
40kHz–BCLK	12

Table 2. BCLK Polarity

MODE	PART NUMBER	BCLK POLARITY
I ² S	MAX98355A	Rising edge
Left Justified	MAX98355B	Rising edge
TDM	MAX98355A	Rising edge
	MAX98355B	Falling edge

Table 3. LRCLK Polarity

PART NUMBER	LRCLK POLARITY (LEFT CHANNEL)
MAX98355A	Low
MAX98355B	High

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

PCM Timing Characteristics

The MAX98355A follows standard I²S timing by setting a delay of one BCLK cycle after the LRCLK transition before the beginning of a new data word (Figure 4 and Figure 5). The MAX98355B follows the left justified timing specification by aligning the LRCLK transitions with the beginning of a new data word (Figure 6 and Figure 7).

Figure 8 and Figure 9 show TDM operation, in which a frame-sync pulse is used for LRCLK. In TDM mode, there must be 32, 48, or 64 BCLK cycles per LRCLK. In TDM

mode, the IC only accepts 16-bit formatted data and only the first two TDM slots can be selected. However, if the first 16 bits are selected ($\overline{\text{SD_MODE}}$ = logic-high), then the bit-depth or number of channels has no effect as long as there are 32, 48, or 64 BCLK cycles per LRCLK. All extra bits in the frame are ignored (Figure 10 and Figure 11). If the second 16 bits are selected ($\overline{\text{SD_MODE}}$ = logic-high through R_{SMALL}), then the TDM data must be 16-bit data and cannot include more than 4 channels (64 BCLK cycles). TDM operation is available in both ICs.




Figure 4. MAX98355A I²S Digital Audio Interface Timing, 16-Bit Resolution

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Figure 5. MAX98355A I2S Digital Audio Interface Timing, 24-Bit Resolution

PCM Input Class D Audio Power Amplifiers



MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Figure 7. MAX98355B Left-Justified Digital Audio Interface Timing, 24-Bit Resolution

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Figure 8. MAX98355A TDM Digital Audio Interface Timing

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Figure 9. MAX98355B TDM Digital Audio Interface Timing

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Figure 10. MAX98355A TDM Digital Audio Interface Timing, Example of Four 16-Bit Slots

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Figure 11. MAX98355B TDM Digital Audio Interface Timing, Example of Four 16-Bit Slots

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Standby Mode

If BCLK stops toggling, the ICs automatically enter standby mode. In standby mode, the Class D speaker is turned off and the outputs go into a high-impedance state, ensuring that unwanted current is not transferred to the load during this condition. Standby mode should not be used in place of the shutdown mode, as the shutdown mode provides the lowest power consumption and the best power-on/off click-and-pop performance.

DAC Digital Filters

The DAC features a digital lowpass filter that is automatically configured for voice playback or music playback based on the sample rate that is used. This filter eliminates the effect of aliasing and any other high-frequency noise that might otherwise be present. Table 4 shows the digital filter settings that are automatically selected.

SD_MODE and Shutdown Operation

The ICs feature a low-power shutdown mode, drawing less than 0.6µA (typ) of supply current. During shutdown, all internal blocks are turned off, including setting the output stage to a high-impedance state. Drive $\overline{\text{SD_MODE}}$ low to put the ICs into shutdown.

The state of $\overline{\text{SD_MODE}}$ determines the audio channel that is sent to the amplifier output (Table 5).

Drive $\overline{\text{SD_MODE}}$ high to select the left word of the stereo input data. Drive $\overline{\text{SD_MODE}}$ high through a sufficiently small resistor to select the right word of the stereo input data. Drive $\overline{\text{SD_MODE}}$ high through a sufficiently large resistor to select both the left and right words of the stereo input data ((left + right)/2). R_{LARGE} and R_{SMALL} are determined by the V_{DDIO} voltage (logic voltage from control interface) that is driving $\overline{\text{SD_MODE}}$ according to the following two equations:

$$R_{\text{SMALL}} (\text{k}\Omega) = 98.5 \times V_{\text{DDIO}} - 100$$

$$R_{\text{LARGE}} (\text{k}\Omega) = 222.2 \times V_{\text{DDIO}} - 100$$

Table 4. Digital Filter Settings

LRCLK FREQUENCY	-3dB CUTOFF FREQUENCY	RIPPLE LIMIT CUTOFF FREQUENCY	STOPBAND CUTOFF FREQUENCY	STOPBAND ATTENUATION (dB)
$f_{\text{LRCLK}} < 30\text{kHz}$	$0.446 \times f_{\text{LRCLK}}$	$0.443 \times f_{\text{LRCLK}}$	$0.464 \times f_{\text{LRCLK}}$	75
$30\text{kHz} < f_{\text{LRCLK}} < 50\text{kHz}$	$0.47 \times f_{\text{LRCLK}}$	$0.43 \times f_{\text{LRCLK}}$	$0.58 \times f_{\text{LRCLK}}$	60
$f_{\text{LRCLK}} > 50\text{kHz}$	$0.31 \times f_{\text{LRCLK}}$	$0.24 \times f_{\text{LRCLK}}$	$0.477 \times f_{\text{LRCLK}}$	60

Table 5. SD_MODE Control

SD_MODE STATUS		SELECTED CHANNEL
High	$V_{\overline{\text{SD_MODE}}} > \text{B2 trip point (1.4V typ)}$	Left
Pullup through R_{SMALL}	$\text{B2 trip point (1.4V typ)} > V_{\overline{\text{SD_MODE}}} > \text{B1 trip point (0.77V typ)}$	Right
Pullup through R_{LARGE}	$\text{B1 trip point (0.77 typ)} > V_{\overline{\text{SD_MODE}}} > \text{B0 trip point (0.16V typ)}$	Left/2 + Right/2
Low	$\text{B0 trip point (0.16V typ)} > V_{\overline{\text{SD_MODE}}}$	Shutdown

Table 6. Examples of SD_MODE Pullup Resistor Values

LOGIC VOLTAGE LEVEL (V_{DDIO}) (V)	R_{SMALL} (kΩ, 1% TOLERANCE)	R_{LARGE} (kΩ, 1% TOLERANCE)
1.8	76.8	300
3.3	226	634

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

When the devices are configured in left-channel mode ($\overline{\text{SD_MODE}}$ is directly driven to logic-high by the control interface), take care to avoid violating the Absolute Maximum Ratings limits for $\overline{\text{SD_MODE}}$. Ensuring that V_{DD} is always greater than V_{DDIO} is one way to prevent $\overline{\text{SD_MODE}}$ from violating the Absolute Maximum Ratings limits. If this is not possible in the application (e.g., if $V_{\text{DD}} < 3.0\text{V}$ and $V_{\text{DDIO}} = 3.3\text{V}$), then it is necessary to add a small resistance ($\sim 2\text{k}\Omega$) in series with $\overline{\text{SD_MODE}}$ to limit the current into the $\overline{\text{SD_MODE}}$ pin. This is not a concern when using the right channel or (left + right)/2 modes.

Figure 12 and Figure 13 show how to connect an external resistor to $\overline{\text{SD_MODE}}$ when using an open-drain driver or a pullup/down driver.

Class D Speaker Amplifier

The filterless Class D amplifier offers much higher efficiency than Class AB amplifiers. The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. Any power loss associated with the Class D output stage is mostly due to the I^2R loss of the MOSFET on-resistance and quiescent current overhead.

Ultra-Low EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active emissions-limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions while maintaining up to 92% efficiency.




Figure 12. $\overline{\text{SD_MODE}}$ Resistor Connection Using Open-Drain Driver




Figure 13. $\overline{\text{SD_MODE}}$ Resistor Connection Using Pullup/Down Driver

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Maxim's spread-spectrum modulation mode flattens wideband spectral components while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The ICs' spread-spectrum modulator randomly varies the switching frequency by $\pm 10\text{kHz}$ around the center frequency (300kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (Figure 14).

Speaker Current Limit

If the output current of the speaker amplifier exceeds the current limit (2.8A typ), the IC disables the outputs for approximately 100 μs . At the end of the 100 μs , the outputs are re-enabled. If the fault condition still exists, the IC continues to disable and re-enable the outputs until the fault condition is removed.

Gain Selection

The ICs offer five programmable gain selections through a single gain input (GAIN). Gain is referenced to the

full-scale output of the DAC, which is 2.1dBV (Table 7). Assuming that the desired output swing is not limited by the supply voltage rail, the IC's output level can be calculated based on the digital input signal level and selected amplifier gain according to the following equation:

$$\text{Output signal level (dBV)} = \text{input signal level (dBFS)} + 2.1\text{dB} + \text{selected amplifier gain (dB)}$$

where 0dBFS is referenced to 0dBV.

Click-and-Pop Suppression

The IC speaker amplifier features Maxim's comprehensive click-and-pop suppression. During startup, the click-and-pop suppression circuitry reduces audible transient sources internal to the device by ramping the input signal from mute to 0dB. When entering shutdown, the differential speaker outputs immediately go into a high-impedance state without creating audible click-and-pop noise.




Figure 14. EMI with 12in of Speaker Cable and No Output Filtering

Table 7. Gain Selection

GAIN	GAIN (dB)
Connect to GND through 100k Ω $\pm 5\%$ resistor	15
Connect to GND	12
Unconnected	9
Connect to V _{DD}	6
Connect to V _{DD} through 100k Ω $\pm 5\%$ resistor	3

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Applications Information




Figure 15. Left-Channel PCM Operation with 6dB Gain




Figure 16. Left-Channel PCM Operation with 12dB Gain




Figure 17. Right-Channel PCM Operation with 6dB Gain

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers




Figure 18. Stereo PCM Operation Using Two ICs

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Filterless Class D Operation

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's output. The filter adds cost, size, and decreases efficiency and THD+N performance. The ICs' filterless modulation scheme does not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output.

Because the switching frequency of the ICs is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. Use a speaker with a series inductance $> 10\mu\text{H}$. Typical 8Ω speakers exhibit series inductances in the $20\mu\text{H}$ to $100\mu\text{H}$ range.

Power-Supply Input

V_{DD} , which ranges from 2.5V to 5.5V, powers the IC, including the speaker amplifier. Bypass V_{DD} with a $0.1\mu\text{F}$ and $10\mu\text{F}$ capacitor to GND. Some applications might require only the $10\mu\text{F}$ bypass capacitor, making it possible to operate with a single external component. Apply additional bulk capacitance at the ICs if long input traces between V_{DD} and the power source are used.




Figure 19. Left/2 + Right/2 PCM Operation with 6dB Gain

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal.

Use wide, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increases. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the speaker output to a 4Ω load through $100\text{m}\Omega$ of total speaker trace, 1.904W is being delivered to the speaker. If power is delivered through $10\text{m}\Omega$ of total speaker trace, 1.951W is being delivered to the speaker. Wide output, supply, and ground traces also improve the power dissipation of the ICs.

The ICs are inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on top or bottom PCB planes.

WLP Applications Information

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note 1891: *Wafer-Level Packaging (WLP) and Its Applications*. [Figure 20](#) shows the dimensions of the WLP balls used on the ICs.





Figure 20. MAX98355A/MAX98355B WLP Ball Dimensions

MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Functional Diagram



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX98355A ^{EWL+}	-40°C to +85°C	9 WLP
MAX98355B ^{EWL+}	-40°C to +85°C	9 WLP

+ Denotes a lead(Pb)-free/RoHS-compliant package.


MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
9 WLP	W91F1+1	21-0459	Refer to Application Note 1891



MAX98355A/MAX98355B

PCM Input Class D Audio Power Amplifiers

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/12	Initial release	—
1	8/13	Updated <i>Electrical Characteristics</i> table with lower tolerances; updated <i>Typical Operating Characteristics</i> ; updated style throughout	1, 3–7, 9–18, 26, 31, 33



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the *Electrical Characteristics* table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

34

© 2012 Maxim Integrated Products, Inc.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.