Contents

1	Description
2	Device operation
	2.1 Read mode
	2.2 Standby mode
	2.3 Two line output control
	2.4 System considerations
	2.5 Programming
	2.6 PRESTO IIB programming algorithm
	2.7 Program inhibit
	2.8 Program verify
	2.7 Program inhibit 10 2.8 Program verify 10 2.9 Electronic signature 10
3	Maximum rating
4	DC and AC parameters
	.(5)
5	Package mechanical data
6	Part numbering
7	Revision history
Olosol	

List of tables

Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11.	Signal names 6 Operating modes 7 Electronic signature 7 Absolute maximum ratings 11 AC measurement conditions 12 Capacitance 13 Read mode DC characteristics 13 Read mode AC characteristics 14 Programming mode DC characteristics 15 Programming mode AC characteristics 15 Programming mode AC characteristics 16 PLCC32 - 32 lead plastic leaded chip carrier, package mechanical data 19 Ordering information scheme 20 Document revision history 21
Table 12.	PLCC32 - 32 lead plastic leaded chip carrier, package mechanical data
Table 13. Table 14.	Document revision history
	Obsolete Pic
	production
Obsol	steri



57

List of figures

Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9.	Logic diagram5LCC connections6Programming flowchart9AC testing input output waveform12AC testing load circuit12Read mode AC waveforms14Margin mode AC waveforms16Programming and verify mode AC waveforms17PLCC32 - 32 lead plastic leaded chip carrier, package outline19
	*e product(s)
	obsoler
06501	Margin mode AC waveforms

1 Description

The M27W512 is a low-voltage, 512 Kbit OTP (one-time programmable) EPROM. It is ideally suited to microprocessor systems and are organized as 65536 by 8 bits.

The M27W512 operates in the read mode with a supply voltage as low as 2.7 V at -40 to 85 °C temperature range. The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

For applications where the content is programmed only one time and erasure is not required, the M27W512 is offered in PLCC32 packages.





Figure 1. Logic diagram



Signal names	Function					
A0-A15	Address inputs					
Q0-Q7	Data outputs					
Ē	Chip Enable					
GV _{PP}	Output Enable / Program supply					
V _{CC}	Supply voltage					
V _{SS}	Ground					
NC	Not connected internally					
DU	Don't use					



Figure 2. LCC connections



Device operation 2

The modes of operations of the M27W512 are listed in Table 2: Operating modes. A single power supply is required in the read mode. All inputs are TTL levels except for GVPP and 12V on A9 for Electronic Signature.

2.1 **Read mode**

The M27W512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (E) is the power control and should be used for device selection. Output Enable (G) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from E to output (t_{ELQV}) Data is available at the output after a delay of t_{GLOV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .

2.2 Standby mode

The M27W512 has a standby mode which reduces too supply current from 15mA to 15µA with low voltage operation $V_{CC} \leq 3.6V$, see Table *i* Read mode DC characteristics.

Characteristics table for details. The M27 /1512 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When it the standby mode, the outputs are in a high impedance state, independent of the GvPP input.

	Mode	Ē	<u></u> GV _{PP}	A9	Q7-Q0
	Read	V _{IL}	V _{IL}	Х	Data Out
	Output Discole	V _{IL}	V _{IH}	Х	Hi-Z
	Program.	V _{IL} Pulse	V _{PP}	Х	Data In
10	F'rogram Inhibit	V _{IH}	V _{PP}	Х	Hi-Z
c.0\\	Standby	V _{IH}	Х	Х	Hi-Z
-1050	Electronic Signature	V _{IL}	V _{IL}	V _{ID}	Codes
J-	1. $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.	·	•		•

Operating modes() Table 2.

Table 3. **Electronic signature**

Identifier	A 0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex data
Manufacturer code	VIL	0	0	1	0	0	0	0	0	20h
Device code	V _{IH}	0	0	1	1	1	1	0	1	3Dh



2.3 Two line output control

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- The lowest possible memory power dissipation
- Complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

2.4 System considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three scence that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of \vec{r} . The magnitude of the transient current peaks is dependent on the capacitive and inclusive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected a second pling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between V_{CC} and V_{SS} . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every close to devices. The bulk capacitor is to overcome the voltage drop caused by the incurvetive effects of PCB traces.






Figure 3. Programming flowchart

2.5 Programming

The M27W512 has been designed to be fully compatible with the M27C512 and has the same electronic signature. As a result, the M27W512 can be programmed as the M27C512 on the same programming equipment applying 12.75V on V_{PP} and 6.25V on V_{CC}. The M27W512 can use PRESTO IIB Programming Algorithm that drastically reduces the programming time. Nevertheless to achieve compatibility with all programming equipment, PHESTO II Programming Algorithm can be used as well. When delivered, all bits of the M27W512 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The M27W512 is in the programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25V.

57

2.6 **PRESTO IIB programming algorithm**

PRESTO IIB programming algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 6.5 seconds. This can be achieved with STMicroelectronics M27W512 due to several design innovations described in the M27W512 datasheet to improve programming efficiency and to provide adequate margin for reliability. Before starting the programming the internal MARGIN MODE circuit must be set in order to guarantee that each cell is programmed with enough margin. Then a sequence of 100µs program pulses is applied to each byte until a correct verify occurs (see *Figure 3*). No overprogram pulses are applied since the verify in MARGIN MODE at V_{CC} much higher than 3.6V, provides the necessary margin.

2.7 Program inhibit

Programming of multiple devices in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{GV}_{PP} of the parallel M27W512 may be common. A TTL low level pulse applied to a M27W512 \overline{E} input, with V_{PP} at 12.75V, will or gram this device. A high level \overline{E} input inhibits the other M27W512 from being program.med.

2.8 **Program verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{G} at V_{IL}. Data should be verified with t_{ELQV} after the falling edge of \overline{E} .

2.9 Electronic signature

The Electronic Signa'ure (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the M27W512. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27W512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Electronic Signature mode. Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the STMicroelectronics M27W512, these two identifier bytes are given in *Table 3* and can be read-out on outputs Q7 to Q0.

Note that the M27W512 and M27C512 have the same identifier byte.



Maximum rating 3

Stressing the device outside the ratings listed in Table 4 may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit
T _A	Ambient operating temperature ⁽¹⁾	-40 to 125	S°C
T _{BIAS}	Temperature under bias	–50 to 1′≥5	°C
T _{STG}	Storage temperature	-90 to 1 30	°C
V _{IO} ⁽²⁾	Input or output voltage (except A9)	-2 to 7	V
V _{CC}	Supply voltage	-2 to 7	V
V _{A9} ⁽²⁾	A9 voltage	-2 to 13.5	V
V _{PP}	Program supply voltage	-2 to 14	V

Table 4. Absolute maximum ratings

1. Depends on range.

Minimum DC voltage on input or output is $-0.5\sqrt{v}$ it possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is $v_{CC} + 0.5V$ with possible overshoot to $V_{CC} + 2V$ for a period less than 20ns. 2. Josolete Productis



57

4 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

	High speed	Standard
Input rise and fall times	≤10ns	∕20ns
Input pulse voltages	0 to 3V	0.4V to 2.4V
Input and output timing ref. voltages	1.5V	0.8V an 1 2V

Figure 4. AC testing input output waveform




Table 6.Capacitance

Symbol	Parameter	Test condition ⁽¹⁾⁽²⁾	Min	Max	Unit
C _{IN}	Input capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output capacitance	V _{OUT} = 0V		12	pF

1. $T_A = 25^{\circ}C$, f = 1MHz

2. Sampled only, not 100% tested.

Table 7. Read mode DC characteristics

Symbol	Parameter	Test condition ⁽¹⁾	Min	Max	Unit
Ι _{LI}	Input leakage current	0V ≤V _{IN} ≤V _{CC}		±10	μA
I _{LO}	Output leakage current	0V ≤V _{OUT} ≤V _{CC}		±10	Ļ٩
I _{CC}	Supply current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$ $V_{CC} \leq 3.6V$	0	ci	mA
I _{CC1}	Supply current (Standby) TTL	$\overline{E} = V_{IH}$	500	1	mA
I _{CC2}	Supply current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V,$ $V_{CC} \le 3.6V$		15	μA
I _{PP}	Program current	$V_{PP} = V_{CC}$		10	μA
V _{IL}	Input low voltage	05	-0.6	0.2 V _{CC}	V
V _{IH} ⁽²⁾	Input high voltage	0	0.7 V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output high voltage TTL	I _{OH} = -1mA	2.4		V

1. V_{CC} must be applied simultaneously with cr before V_{PP} and removed simultaneously or after V_{PP} .

2. Maximum DC voltage on Output is V₀₀ +0.5V.



						M27\	N512			
			Test	-70) ⁽²⁾	-80) ⁽²⁾	-1	00	
Symbol	Alt	Parameter	condition (1)		3.0 to 6V		2.7 to 6V	V _{CC} = 3.0		Unit
				Min	Max	Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address valid to output valid	$\overline{\frac{E}{G}} = V_{IL},$ $\overline{G} = V_{IL}$		70		80		100	ns
t _{ELQV}	t _{CE}	Chip Enable low to output valid	$\overline{G} = V_{IL}$		70		80		100	ns
t _{GLQV}	t _{OE}	Output Enable low to output valid	$\overline{E} = V_{IL}$		40		50		૧૦	ns
t _{EHQZ} ⁽³⁾	t _{DF}	Chip Enable high to output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	50	90	60	ns
t _{GHQZ} ⁽³⁾	t _{DF}	Output Enable high to output Hi-Z	$\overline{E} = V_{IL}$	0	40	0	50		60	ns
t _{AXQX}	t _{OH}	Address transition to output transition	$\frac{\overline{E}}{\overline{G}} = V_{IL},$ $\overline{G} = V_{IL}$	0	26	0				ns


 Table 8.
 Read mode AC characteristics

1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

2. Speed obtained with High Speed AC measurement conditions.

3. Sampled only, not 100% tested.

Figure 6. Read mode AC waveform





Symbol	Parameter	Test condition ⁽¹⁾⁽²⁾	Min	Мах	Unit
I _{LI}	Input leakage current	V _{IL} ≤V _{IN} ≤V _{IH}		±10	μA
I _{CC}	Supply current			50	mA
I _{PP}	Program current	$\overline{E} = V_{IL}$		50	mA
V _{IL}	Input low voltage		-0.3	0.8	V
V _{IH}	Input high voltage		2	V _{CC} + 0.5	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output high voltage TTL	I _{OH} = -1mA	3.6		V
V _{ID}	A9 voltage		11.5	12.5	V

Table 9. **Programming mode DC characteristics**

Table To. Margin mode Ao characteristics	Table 10.	Margin	mode AC	characteristics
--	-----------	--------	---------	-----------------

VID	A9 voltage			11.5	12.	5	G
1. $T_A = 25 \text{ °C}; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V$ 2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} . Table 10. Margin mode AC characteristics							
					Unit		
t _{A9HVPH}	t _{AS9}	V _{A9} high to V _{PP} high		AC I	2		μs
t _{VPHEL}	t _{VPS}	V _{PP} high to Chip Enable lov	v	10	2		μs
t _{A10HEH}	t _{AS10}	/A10 high to Chip Enable high (set)		1		μs	
t _{A10LEH}	t _{AS10}	V _{A10} low to Chip Enable high (reset)		μs			
t _{EXA10X}	t _{AH10}	Chip Enable transition to V _{A10} transition 1		μs			
t _{EXVPX}	t _{VPH}	Chip Enable transition to V	PP transition		2		μs
t _{VPXA9X}	t _{AH9}	V_{PP} transition o V_{A9} transit	ion		2		μs

1. $T_A = 25 \text{ °C}; V_{CC} = 6.25V \pm 0.25 \text{ v}; V_{Fr} = 12.75V \pm 0.25V$

2. V_{CC} must be applied simult neously with or before V_{PP} and removed simultaneously or after V_{PP} . **Obsolete**






Figure 7. Margin mode AC waveforms

1. A8 High level = 5V; A9 High level = 12V.

Table 11. Programming mode AC characteristics

Symbol	Alt	Pare mole r	Test condition ⁽¹⁾⁽²⁾	Min	Max	Unit
t _{AVEL}	t _{AS}	Address valid to Chip Enable low		2		μs
t _{QVEL}	t _{DS}	Input Valio to Chip Enable low 2			μs	
t _{VCHEL}	t _{VCS}	ر را الناري h to Chip Enable low		2		μs
t _{VPHEL}	t _{CES}	V _{PP} high to Chip Enable low		2		μs
t _{VPLVF'} H	*?RT	V _{PP} rise time 50		ns		
ter en	t _{PW}	Chip Enable program pulse width (Initial) 95 105		105	μs	
t _{EHQX}	t _{DH}	Chip Enable high to input transition 2			μs	
t _{EHVPX}	t _{OEH}	Chip Enable high to V _{PP} transition 2			μs	
t _{VPLEL}	t _{VR}	V _{PP} low to Chip Enable low 2			μs	
t _{ELQV}	t _{DV}	Chip Enable low to output valid 1		μs		
t _{EHQZ} ⁽³⁾	t _{DFP}	Chip Enable high to output Hi-Z 0 130		130	ns	
t _{EHAX}	t _{AH}	Chip Enable high to address transition 0		ns		

1. $T_A = 25 \text{ °C}; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V$

2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

3. Sampled only, not 100% tested.

16/22






Figure 8. Programming and verify mode AC waveforms



57

5 Package mechanical data

In order to meet environmental requirements, ST offers the M27W512 in ECOPACK[®] packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at www.st.com.

obsolete Product(s). Obsolete Product(s)




Figure 9. PLCC32 - 32 lead plastic leaded chip carrier, package outline

1. Drawing is not to scale.

Table 12.	PLCC32 - 32 lead plastic leaded chip ca.nci, package mechanical data

	Cumhal	millimeters			inches ⁽¹⁾		
	Symbol	Тур	Min	Max	Тур	Min	Max
	A		3.175	3.556		0.1250	0.1400
	A1	16	1.530	2.413		0.0602	0.0950
	A2	AC	0.381	-		0.0150	-
	В		0.330	0.533		0.0130	0.0210
	B1		0.660	0.813		0.0260	0.0320
	40			0.100			0.0039
	D		12.319	12.573		0.4850	0.4950
Obsole	D1		11.354	11.506		0.4470	0.4530
	D2		4.780	5.660		0.1882	0.2228
	D3	7.620	-	-	0.3000	-	-
	E		14.859	15.113		0.5850	0.5950
	E1		13.894	14.046		0.5470	0.5530
	E2		6.050	6.930		0.2382	0.2728
	E3	10.160	-	-	0.4000	-	-
	е	1.270	-	-	0.0500	-	-
	F		0.000	0.127		0.0000	0.0050
	R	0.889	-	-	0.0350	-	-
	N (number of pins)		32	1		32	

1. Values in inches are converted from mm and rounded to 4 decimal digits.



6 Part numbering

Table 13. Ordering information scheme

Example:	M27W512	-100 K 6 TR
Device type		
M27		
Supply voltage		
W = 2.7 V to 3.6 V		
Device function		
512 = 512 Kbit (64 Kb x 8)		2
Speed	lete	
-100= 100 ns	5010	
Package	005	
K = PLCC32		
Temperature range		
6 = -40 to 85 °C		
Options		

Blank = Standard packing

TR = Tape and reel packing

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

7 Revision history

Table 14.	Document revision history
-----------	---------------------------

Date	Revision	Changes
20-Mar-2000	1.1	FDIP28W Package Dimension, L Max added (<i>Table 12</i>) TSOP32 Package Dimension changed (<i>Table 13</i>) 0 to 70°C Temperature Range deleted Speed Classes changed
15-Jun-2001	1.2	Typing error (<i>Table 8</i>)
30-Aug-2002	1.3	Package mechanical data clarified for FDIP28W (<i>Table 12</i>), PL'P28 (<i>Table 13</i>), PLCC32 (<i>Table 12</i> , <i>Figure 9</i>) and TSOP28 (<i>Table 13 Figure 11</i>)
08-Nov-2004	2.0	Details of ECOPACK lead-free package options and a
27-Apr-2007	3	Document reformatted. FDIP28W and PDIP28 packages rcmcved. 120, 150 and 200ns access times removed from <i>Table 13: Ordering</i> <i>information scheme</i> .
09-Jun-2008	4	Small text changes. UV range no longer offered (references to UV removed). TSOP28 hack ago removed. Package mechanical data in inches calculated from millimeters and rounded to three decimals (see Table 12: FLCC32 - 32 lead plastic leaded chip carrier, package mechanical data). E and F options and 80 ns speed class removed from Table 13: Ordering information scheme.
solete Prof	300	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia. ie. (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and sen ices doscribed herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 1.9, is is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a licer seigrant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained to the trian the trian trian.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOP A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRCD JC 'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP INTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability, or ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

