
ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (V ⁺ to V ⁻)	60V, -50V
Input Differential Voltage	±80V
Input Voltage (Note 2)	80V, -25V
Input Current (Note 2)	
Output Short-Circuit Duration	
(Note 3)	Continuous

Temperature Range (Notes 4, 5)	
LT6015I/LT6016I/LT6017I	40°C to 85°C
LT6015H/LT6016H/LT6017H	–40°C to 125°C
LT6015MP/LT6016MP/LT6017MP	
(T _{JUNCTION})	–55°C to 150°C
Storage Temperature Range	
Maximum Junction Temperature	150°C
Lead Temperature (Soldering, 10sec).	300°C

PIN CONFIGURATION



ORDER INFORMATION

Lead Free Finish

TAPE AND REEL (MINI)	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT6015IS5#TRMPBF	LT6015IS5#TRPBF	LTGJD	5-Lead Plastic TSOT-23	–40°C to 85°C
LT6015HS5#TRMPBF	LT6015HS5#TRPBF	LTGJD	5-Lead Plastic TSOT-23	-40°C to 125°C
LT6015MPS5#TRMPBF	LT6015MPS5#TRPBF	LTGJD	5-Lead Plastic TSOT-23	–55°C to 150°C

TRM = 500 pieces. Consult LTC Marketing for information on lead based finish parts.

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT6016IMS8#PBF	LT6016IMS8#TRPBF	LTGFK	8-Lead Plastic MSOP	-40°C to 85°C
LT6016HMS8#PBF	LT6016HMS8#TRPBF	LTGFK	8-Lead Plastic MSOP	-40°C to 125°C
LT6016MPMS8#PBF	LT6016MPMS8#TRPBF	LTGFK	8-Lead Plastic MSOP	−55°C to 150°C
LT6017IDJC#PBF	LT6017IDJC#TRPBF	6017	22-Lead Plastic DFN	-40°C to 85°C
LT6017HDJC#PBF	LT6017HDJC#TRPBF	6017	22-Lead Plastic DFN	-40°C to 125°C
LT6017MPDJC#PBF	LT6017MPDJC#TRPBF	6017	22-Lead Plastic DFN	−55°C to 150°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified temperature range, $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ for I-grade parts, $-40^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$ for H-grade parts, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_S = 5V$, $V_{CM} = V_{OUT} = \text{mid-supply}$.

SYMBOL	DADAMETED	CONDITIONS		RAINI	I-, H-GRADE		LIMITO
	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$ \begin{array}{l} 0 < V_{CM} < V^{+} - 1.75V \\ MS8 \ Package \\ 0 < V_{CM} < V^{+} - 1.75V \\ SOT-23, \ DJC22 \ Packages \\ V_{CM} = 5V \\ V_{CM} = 76V \\ 0 < V_{CM} < V^{+} - 1.75V \\ V_{CM} = 5V \ to \ V_{CM} = 76V \\ \end{array} $	•	-50 -80 -125 -135 -250 -350	±25 ±45 ±50 ±50 ±45 ±50	50 80 125 135 250 350	μV μV νμ νμ νμ
$\Delta V_{OS} \over \Delta TEMP$	Input Offset Voltage Drift				0.75		μV/°C
ΔV _{OS} ΔTIME	Long Term Voltage Offset Stability				0.75		μV/Mo
I _B	Input Bias Current	$\begin{array}{l} 0.25 V < V_{CM} < V^{+} - 1.75 V \\ V_{CM} = 0 V \\ V_{CM} = 5 V \ to \ 76 V \\ 0.25 V < V_{CM} < V^{+} - 1.75 V \\ V_{CM} = 0 V \\ V_{CM} = 5 V \ to \ 76 V \\ V_{S} = 0 V, \ V_{CM} = 0 V \ to \ 76 V \\ \end{array}$	•	-5 -60 11 -15 -150 7	±2 -16.5 14 ±2 -16.5 14 0.001	5 0 17.5 15 0 23 1	nA nA µA nA nA µA
I _{OS}	Input Offset Current	$ \begin{array}{l} 0.25 V < V_{CM} < V^{+} - 1.75 V \\ V_{CM} = 0 V \\ V_{CM} = 5 V \ to \ 76 V \ (Note \ 6) \\ 0.25 V < V_{CM} < V^{+} - 1.75 V \\ V_{CM} = 0 V \\ V_{CM} = 5 V \ to \ 76 V \ (Note \ 6) \\ \end{array} $	•	-5 -5 -500 -15 -15 -500	±2 ±2 ±50 ±2 ±2 ±50	5 5 500 15 15 500	nA nA nA nA nA
VCMR	Common Mode Input Range		•	0		76	V
C _{IN}	Differential Input Capacitance				5		pF
R _{IN}	Differential Input Resistance	0 < V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			1 3.7		MΩ kΩ
R _{INCM}	Common Mode Input Resistance	0 < V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			>1 >100		GΩ MΩ
e _n	Input Referred Noise Voltage Density	f = 1kHz V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			18 25		nV/√Hz nV/√Hz
	Input Referred Noise Voltage	f = 0.1Hz to 10Hz V _{CM} < V ⁺ - 1.75V			0.5		μV _{P-P}
i _n	Input Referred Noise Current Density	f = 1kHz V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			0.1 11.5		pA/√Hz pA/√Hz
A _{VOL}	Open Loop Gain	$R_L = 10k\Omega$ $\Delta V_{OUT} = 3V$	•	300	3000		V/mV
PSRR	Supply Rejection Ratio	$V_S = \pm 1.65V$ to $\pm 15V$ $V_{CM} = V_{OUT} = Mid-Supply$	•	110	126		dB
CMRR	Input Common Mode Rejection Ratio	V _{CM} = 0V to 3.25V V _{CM} = 5V to 76V	•	100 126	126 140		dB dB
V _{0L}	Output Voltage Swing Low	$V_S = 5V$, No Load $V_S = 5V$, $I_{SINK} = 5mA$	•		3 280	55 500	mV mV
V _{OH}	Output Voltage Swing High	V _S = 5V, No Load V _S = 5V, I _{SOURCE} = 5mA	•		450 1000	700 1250	mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$, 50Ω to V^+ $V_S = 5V$, 50Ω to V^-	•	10 10	25 25		mA mA

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified temperature range, $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ for I-grade parts, $-40^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$ for H-grade parts, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_S = 5\text{V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$.

SYMBOL	PARAMETER	CONDITIONS		MIN	I-, H-GRADI Typ	MAX	UNITS
GBW	Gain Bandwidth Product	f _{TEST} = 100kHz	•	2.85 2.5	3.2 3.2		MHz MHz
SR	Slew Rate	$\Delta V_{OUT} = 3V$	•	0.55 0.45	0.75 0.75		V/µs V/µs
t _S	Settling Time Due to Input Step $\Delta V_{OUT} = \pm 2V$	0.1% Settling			3.5		μѕ
$\overline{V_S}$	Supply Voltage Reverse Supply (Note 7)	I _S < -25μA/Amplifier	•	3 3.3	-65	50 50 –50	V V V
I _S	Supply Current Per Amplifier	SOT-23 Package MS8, DJC22 Packages	•		315 315 315	345 335 500	μΑ Αμ Αμ
R_0	Output Impedance	$\Delta I_0 = \pm 5 \text{mA}$			0.15		Ω

The ullet denotes the specifications which apply over the specified temperature range, $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ for l-grade parts, $-40^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$ for H-grade parts, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$.

					I-, H-GRADI	.	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OSI}	Input Offset Voltage	$V_S = \pm 25V$ $V_S = \pm 25V$	•	-80 -250 -110 -250	±55 ±55 ±75 ±75	80 250 110 250	μV μV μV
$\frac{\Delta V_{OSI}}{\Delta TEMP}$	Input Offset Voltage Drift				0.75		μV/°C
I _B	Input Bias Current		•	−5 −15	±2 ±2	5 15	nA nA
I _{OS}	Input Offset Current		•	−5 −15	±2 ±2	5 15	nA nA
VCMR	Common Mode Input Range		•	-15		61	V
C_{IN}	Differential Input Capacitance				5		pF
R _{IN}	Differential Input Resistance	$0 < V_{CM} < V^{+} - 1.75V$ $V_{CM} > V^{+}$			1 3.7		MΩ kΩ
R _{INCM}	Common Mode Input Resistance	$0 < V_{CM} < V^+ - 1.75V$ $V_{CM} > V^+$			>1 >100		$\Omega \Omega M \Omega$
e _n	Input Referred Noise Voltage Density	$ f = 1kHz \\ V_{CM} < V^{+} - 1.75V \\ V_{CM} > V^{+} $			18 25		nV/√ <u>Hz</u> nV/√Hz
	Input Referred Noise Voltage	f = 0.1Hz to 10Hz V _{CM} < V ⁺ - 1.25V			0.5		μV _{P-P}
i _n	Input Referred Noise Current Density	f = 1kHz V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			0.1 11.5		pA/√Hz pA/√Hz
A _{VOL}	Open Loop Gain	$R_L = 10k\Omega$ $\Delta V_{OUT} = 27V$	•	200	1000		V/mV
PSRR	Supply Rejection Ratio	$V_S = \pm 2.5 V$ to $\pm 25 V$ $V_{CM} = V_{OUT} = 0 V$	•	114	126		dB
CMRR	Input Common Mode Rejection Ratio	$V_{CM} = -15V \text{ to } 13.25V$	•	110	126		dB
$\overline{V_{OL}}$	Output Voltage Swing Low	$V_S = \pm 15V$, No Load $V_S = \pm 15V$, $I_{SINK} = 5mA$	•		3 280	55 500	mV mV
V _{OH}	Output Voltage Swing High	$V_S = \pm 15V$, No Load $V_S = \pm 15V$, $I_{SOURCE} = 5mA$	•		450 1000	700 1250	mV mV



ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified temperature range, $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ for I-grade parts, $-40^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$ for H-grade parts, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$.

SYMBOL	PARAMETER	CONDITIONS		MIN	I-, H-GRADI Typ	E MAX	UNITS
I _{SC}	Short-Circuit Current	$V_S = \pm 15V$, 50Ω to GND $V_S = \pm 15V$, 50Ω to GND	•	10 10	30 32		mA mA
GBW	Gain Bandwidth Product	f _{TEST} = 100kHz	•	2.9 2.55	3.3 3.3		MHz MHz
SR	Slew Rate	$\Delta V_{OUT} = 3V$	•	0.6 0.5	0.8 0.8		V/µs V/µs
ts	Settling Time Due to Input Step	0.1% Settling $\Delta V_{OUT} = \pm 2V$			3.5		μs
$\overline{V_S}$	Supply Voltage Reverse Supply	I _S = -25µA/Amplifier	•	3 3.3	-65	50 50 –30	V V V
I _S	Supply Current Per Amplifier	SOT-23 Package MS8, DJC22 Packages V _S = ±25V, SOT-23 Package V _S = ±25V, MS8, DJC22 Package V _S = ±25V	•		325 325 325 340 340 340	360 350 525 370 360 550	Α Α Α Α Α Α Α
R_0	Output Impedance	$\Delta I_0 = \pm 5 \text{mA}$			0.15	,	Ω

The ullet denotes the specifications which apply over the specified temperature range, $-55^{\circ}\text{C} < T_{JUNCTION} < 150^{\circ}\text{C}$ for MP-grade parts, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_S = 5\text{V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$.

					MP-GRADE		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	0 < V _{CM} < V ⁺ - 1.75V MS8 Package 0 < V _{CM} < V ⁺ - 1.75V		-50	±25	50	μV μV
		DJC22 Package $V_{CM} = 5V$ $V_{CM} = 76V$ $0 < V_{CM} < V^+ - 1.75V$ $V_{CM} = 5V$ to $V_{CM} = 76V$	•	-80 -125 -135 -500 -600	±45 ±50 ±50 ±45 ±50	80 125 135 500 600	μV μV μV μV
$\Delta V_{OS} \over \Delta TEMP$	Input Offset Voltage Drift				0.75		μV/°C
ΔV _{OS} ΔΤΙΜΕ	Long Term Voltage Offset Stability				0.75		μV/Mo
I _B	Input Bias Current	$\begin{array}{c} 0.25 V < V_{CM} < V^+ - 1.75 V \\ V_{CM} = 0 V \\ V_{CM} = 5 V \text{ to } 76 V \\ 0.25 V < V_{CM} < V^+ - 1.75 V \\ V_{CM} = 0 V \\ V_{CM} = 5 V \text{ to } 76 V \\ V_{S} = 0 V, V_{CM} = 0 V \text{ to } 76 V \end{array}$	•	-5 -60 11 -100 -500 6.5	±2 -16.5 14 ±2 -16.5 14 0.001	5 0 17.5 100 0 24 4	nA nA μΑ nA nA μΑ
I _{OS}	Input Offset Current	$\begin{array}{l} 0.25 V < V_{CM} < V^+ - 1.75 V \\ V_{CM} = 0 V \\ V_{CM} = 5 V \text{ to } 76 V \text{ (Note 6)} \\ 0.25 V < V_{CM} < V^+ - 1.75 V \\ V_{CM} = 0 V \\ V_{CM} = 5 V \text{ to } 76 V \text{ (Note 6)} \end{array}$	•	-5 -5 -500 -50 -200 -500	±2 ±2 ±50 ±2 ±2 ±150	5 5 500 50 200 500	nA nA nA nA nA
VCMR	Common Mode Input Range		•	0		76	V
C _{IN}	Differential Input Capacitance				5		pF
R _{IN}	Differential Input Resistance	$0 < V_{CM} < V^+ - 1.75V$ $V_{CM} > V^+$			1 3.7		MΩ kΩ
R _{INCM}	Common Mode Input Resistance	0 < V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			>1 >100		GΩ MΩ

LT6015/LT6016/LT6017

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified temperature range, $-55^{\circ}\text{C} < \text{T}_{\text{JUNCTION}} < 150^{\circ}\text{C}$ for MP-grade parts, otherwise specifications are at T_A = 25°C, V_S = 5V, V_{CM} = V_{OUT} = mid-supply.

SYMBOL	PARAMETER	CONDITIONS		MIN	MP-GRADE TYP	MAX	UNITS
e _n	Input Referred Noise Voltage Density	f = 1kHz V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			18 25		nV/√Hz nV/√Hz
	Input Referred Noise Voltage	f = 0.1Hz to 10Hz V _{CM} < V ⁺ - 1.75V			0.5		μV _{P-P}
i _n	Input Referred Noise Current Density	f = 1kHz V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			0.1 11.5		pA/√Hz pA/√Hz
A _{VOL}	Open Loop Gain	$R_L = 10k\Omega$ $\Delta V_{OUT} = 3V$	•	200	3000		V/mV
PSRR	Supply Rejection Ratio	$V_S = \pm 1.65V$ to $\pm 15V$ $V_{CM} = V_{OUT} = Mid-Supply$	•	106	126		dB
CMRR	Input Common Mode Rejection Ratio	V _{CM} = 0V to 3.25V V _{CM} = 5V to 76V	•	90 120	126 140		dB dB
V_{0L}	Output Voltage Swing Low	$V_S = 5V$, No Load $V_S = 5V$, $I_{SINK} = 5mA$	•		3 280	75 550	mV mV
V _{OH}	Output Voltage Swing High	V _S = 5V, No Load V _S = 5V, I _{SOURCE} = 5mA	•		450 1000	750 1300	mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$, 50Ω to V^+ $V_S = 5V$, 50Ω to V^-	•	8 8	25 25		mA mA
GBW	Gain Bandwidth Product	f _{TEST} = 100kHz	•	2.85 2.4	3.2 3.2		MHz MHz
SR	Slew Rate	$\Delta V_{OUT} = 3V$	•	0.55 0.4	0.75 0.75		V/µs V/µs
t _S	Settling Time Due to Input Step	0.1% Settling $\Delta V_{OUT} = \pm 2V$			3.5		μѕ
V _S	Supply Voltage	J. OFWAAA maalifiaa	•	3 3.3	00	50 50	V
	Reverse Supply (Note 7)	I _S < -25VµA/Amplifier	•		-63	-50	V
Is	Supply Current Per Amplifier	SOT-23 Package MS8, DJC22 Packages	•		315 315 315	345 335 540	μΑ μΑ μΑ
$\overline{R_0}$	Output Impedance	$\Delta I_0 = \pm 5 \text{mA}$			0.15		Ω

The ullet denotes the specifications which apply over the specified temperature range, $-55^{\circ}\text{C} < \text{T}_{\text{JUNCTION}} < 150^{\circ}\text{C}$ for MP-grade parts, otherwise specifications are at T_A = 25°C, V_S = $\pm 15\text{V}$, V_{CM} = V_{OUT} = mid-supply.

SYMBOL	PARAMETER	CONDITIONS		MIN	MP-GRADE TYP	MAX	UNITS
V _{OSI}	Input Offset Voltage	V _S = ±25V V _S = ±25V	•	-80 -500 -110 -500	±55 ±55 ±75 ±75	80 500 110 500	ν ν ν ν ν
$\frac{\Delta V_{OSI}}{\Delta TEMP}$	Input Offset Voltage Drift				0.75		μV/°C
I _B	Input Bias Current		•	-5 -300	±2 ±2	5 300	nA nA
I _{OS}	Input Offset Current		•	-5 -50	±2 ±2	5 50	nA nA
VCMR	Common Mode Input Range		•	-15		61	V
C _{IN}	Differential Input Capacitance				5		pF
R _{IN}	Differential Input Resistance	0 < V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			1 3.7		MΩ kΩ

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified temperature range, $-55^{\circ}\text{C} < \text{T}_{JUNCTION} < 150^{\circ}\text{C}$ for MP-grade parts, otherwise specifications are at T_A = 25°C, V_S = ±15V, V_{CM} = V_{OUT} = Mid-Supply.

SYMBOL	PARAMETER	CONDITIONS		MIN	MP-GRADE TYP	MAX	UNITS
R _{INCM}	Common Mode Input Resistance	0 < V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			>1 >100		GΩ MΩ
e _n	Input Referred Noise Voltage Density	f = 1kHz V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			18 25		nV/√ <u>Hz</u> nV/√Hz
	Input Referred Noise Voltage	f = 0.1Hz to 10Hz V _{CM} < V ⁺ - 1.75V			0.5		μV _{P-P}
i _n	Input Referred Noise Current Density	f = 1kHz V _{CM} < V ⁺ - 1.75V V _{CM} > V ⁺			0.1 11.5		pA/√Hz pA/√Hz
A _{VOL}	Open Loop Gain	$R_L = 10k\Omega$ $\Delta V_{OUT} = 27V$	•	100	1000		V/mV
PSRR	Supply Rejection Ratio	$V_S = \pm 2.5V \text{ to } \pm 25V \\ V_{CM} = V_{OUT} = 0V$	•	106	126		dB
CMRR	Input Common Mode Rejection Ratio	$V_{CM} = -15V \text{ to } 13.25V$	•	100	126		dB
V_{0L}	Output Voltage Swing Low	$V_S = \pm 15V$, No Load $V_S = \pm 15V$, $I_{SINK} = 5mA$	•		3 280	75 550	mV mV
V _{OH}	Output Voltage Swing High	$V_S = \pm 15V$, No Load $V_S = \pm 15V$, $I_{SOURCE} = 5mA$	•		450 1000	750 1300	mV mV
I _{SC}	Short-Circuit Current	$V_S = \pm 15V$, 50Ω to GND $V_S = \pm 15V$, 50Ω to GND	•	8 8	30 32		mA mA
GBW	Gain Bandwidth Product	f _{TEST} = 100kHz	•	2.9 2.45	3.3 3.3		MHz MHz
SR	Slew Rate	$\Delta V_{OUT} = 3V$	•	0.6 0.45	0.8 0.8		V/µs V/µs
t _S	Settling Time Due to Input Step	0.1% Settling $\Delta V_{OUT} = \pm 2V$			3.5		μs
$\overline{V_S}$	Supply Voltage		•	3 3.3		50 50	V
	Reverse Supply	I _S = -25μA/Amplifier	•		-65	-30	V
I _S	Supply Current Per Amplifier	SOT-23 Package MS8, DJC22 Packages			325 325 325	360 350 575	μΑ μΑ μΑ
		$V_S = \pm 25V$, SOT-23 Package $V_S = \pm 25V$, MS8, DJC22 Package $V_S = \pm 25V$			340 340 340	370 360 600	μΑ μΑ μΑ
$\overline{R_0}$	Output Impedance	$\Delta I_0 = \pm 5 \text{mA}$			0.15		Ω

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Voltages applied are with respect to V⁻. The inputs are tested to the Absolute Maximum Rating by applying –25V (relative to V⁻) to each input for 10ms. In general, faults capable of sinking current from either input should be current limited to under 10mA. See the Applications Information section for more details.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted.

Note 4: The LT6015I/LT6016I/LT6017I are guaranteed functional over the operating temperature range of -40° C to 85°C. The LT6015H/LT6016H/LT6017H are guaranteed functional over the operating temperature range of -40° C to 125°C.

The LT6015MP/LT6016MP/LT6017MP are guaranteed functional over the junction temperature range of -55° C to 150° C. Junction temperatures greater than 125°C will promote accelerated aging. The LT6015/LT6016/LT6017 has a demonstrated typical performance beyond 1000 hours at $T_{\rm J} = 150^{\circ}$ C.


Note 5: The LT6015I/LT6016I/LT6017I are guaranteed to meet specified performance from -40°C to 85°C. The LT6015H/LT6016H/LT6017H are guaranteed to meet specified performance from -40°C to 125°C. The LT6015MP/LT6016MP/LT6017MP are guaranteed to meet specified performance with junction temperature ranging from -55°C to 150°C.

Note 6: Test accuracy is limited by high speed test equipment repeatability. Bench measurements indicate the input offset current in the Over-The-Top configuration is typically controlled to under ±50nA at 25°C and ±150nA over temperature.


Note 7: The Reverse Supply voltage is tested by pulling 25μ A/Amplifier out of the V⁺ pin while measuring the V⁺ pin's voltage with both inputs and V⁻ grounded, verifying V⁺ < -50V.




Typical Distribution of Input Offset Voltage




Typical Distribution of Input Offset Voltage




Typical Distribution of Over-The-Top Input Offset Voltage




Typical Distribution of Over-The-Top Input Offset Voltage




Typical Distribution of Input Offset Voltage




Typical Distribution of Over-The-Top Input Offset Voltage




Voltage Offset Shift vs Lead Free IR Reflow




Over-The-Top Voltage Offset Shift vs Lead Free IR Reflow





Voltage Offset Shift vs Lead Free IR Reflow















Voltage Offset Shift vs Temperature Cycling










Voltage Offset vs Input Common Mode Voltage










/ TLINEAR

601567 G27


601567 G26


601567 G25




LINEAR TECHNOLOGY


Downloaded from Arrow.com.









Small Signal Transient Response




Large Signal Transient Response




Output Saturation Voltage vs Input Overdrive




Output Saturation Voltage (V_{OL}) vs Load Current









Supply Voltage

The positive supply pin of the LT6015/LT6016/LT6017 should be bypassed with a small capacitor (typically $0.1\mu F$) as close to the supply pins as possible. When driving heavy loads an additional $4.7\mu F$ electrolytic capacitor should be added. When using split supplies, the same is true for the V⁻ supply pin.

The LT6017 consists of two dual amplifier dice assembled in a single DFN package which share a common substrate (V^-) . While the V^- pins of the quad (pins 16 and 18) must always be tied together and to the exposed pad underneath, the V^+ power supply pins (pins 5 and 7) may be supplied independently. The B and C channel amplifiers are supplied through V^+ by pin 7, and the A and D channel amplifiers are supplied by pin 5. If pin 5 and pin 7 are not tied together and are biased independently, each V^+ pin should have their own dedicated supply bypass to ground.

Shutdown

While there are no dedicated shutdown pins for the LT6015/LT6016/LT6017, the amplifiers can effectively be shut down into a low power state by removing V⁺. In this condition the input bias current is typically less than 1nA with the inputs biased between V⁻ and 76V above V⁻, and if the inputs are taken below V⁻, they appear as a diode in series with 1k of resistance. The output may be pulled up to 50V above the V⁺ power supply in this condition (See Figure 1). Pulling the output pin below V⁻ will produce unlimited current and can damage the part.

Reverse Battery

The LT6015/LT6016/LT6017 are protected against reverse battery voltages up to 50V. In the event a reverse battery condition occurs, the supply current is typically less than $5\mu A$ (assuming the inputs are biased within a diode drop from V^-). For typical single supply applications with ground referred loads and feedback networks, no other precautions are required. If the reverse battery condition results in a negative voltage at the input pins, the current into the pin should be limited by an external resistor to less than 10mA.

Inputs

Referring to the Simplified Schematic, the LT6015/LT6016/LT6017 has two input stages: a common emitter differential input stage consisting of PNP transistors Q1 and Q2 which operate when the inputs are biased between V^- and 1.5V below V^+ , and a common base input stage consisting of PNP transistors Q3 to Q6 which operate when the common mode input is biased greater than V^+ –1.5V. This results in two distinct operating regions as shown in Figure 2.

For common mode input voltages approximately 1.5V or more below the V⁺ supply (Q1 and Q2 active), the common emitter PNP input stage is active and the input bias current is typically under ±2nA. When the common mode input is within approximately 1V of the V⁺ supply or higher




Figure 1. LT6015/LT6016/LT6017 Fault Tolerant Conditions



(Over-The-Top operation), Q9 begins to turn on diverting bias current away from the common emitter differential input pair to the current mirror consisting of Q11 and Q12. The current from Q12 will bias the common base differential input pair consisting of Q3 to Q6. Because the Over-The-Top input pair is operating in a common base configuration, the input bias current will increase to about $14\mu A$. Both input stages have their voltage offsets trimmed tightly and are specified in the Electrical Characteristics table.

The inputs are protected against temporary excursions to as much as 25V below V^- by internal 1k resistor in series with each input and a diode from the input to the negative supply. Adding additional external series resistance will extend the protection beyond 25V below V^- . The input stage of the LT6015/LT6016/LT6017 incorporates phase reversal protection to prevent the output from phase reversing for inputs below V^- .

There are no clamping diodes between the inputs. The inputs may be over-driven differentially to 80V without damage, or without drawing appreciable input current. Figure 1 summarizes the kind of faults that may be applied to the LT6015/LT6016/LT6017 without damage.

Over-The-Top Operation Considerations

When the input common mode of the LT6015/LT6016/LT6017 is biased near or above the V⁺ supply, the amplifier is said to be operating in the Over-The-Top configuration. The differential input pair which control amplifier operation is common base pair Q3 to Q6 (refer to the Simplified Schematic). If the input common mode is biased between V⁻ and approximately 1.5V below V⁺, the amplifier is said to be operating in the normal configuration. The differential input pair which control amplifier operation is common emitter pair Q1 and Q2.

A plot of the Over-The-Top Transition region vs Temperature (the region between normal operation and Over-The-Top operation) on a 5V single supply is shown in Figure 2.




Figure 2. LT6016/LT6017 Over-The-Top Transition Region vs Temperature

Some implications should be understood about Over-The-Top operation. The first, and most obvious is the input bias currents change from under $\pm 2nA$ in normal operation to $14\mu A$ in Over-The-Top operation as the input stage transitions from common emitter to common base. Even though the Over-The-Top input bias currents run around $14 \mu A$, they are very well matched and their offset is typically under $\pm 100nA$.

The second and more subtle change to amplifier operation is the differential input impedance which decreases from $1M\Omega$ in normal operation, to approximately $3.7k\Omega$ in Over-The-Top operation (specified as R_{INI} in the Electrical Characteristics table). This resistance appears across the summing nodes in Over-The-Top operation and is due to the common base input stage configuration. Its value is easily derived from the specified input bias current flowing into the op amp inputs and is equal to $2 \cdot k \cdot T/(q \cdot lb)$ (k-Boltzmann's constant, T - operating temperature, lb-operating input bias current of the amplifier in the Over-The-Top region). And because the inputs are biased proportional to absolute temperature, it is relatively constant with temperature. The user may think this effective resistance is relatively harmless because it appears across the summing nodes which are forced

LINEAR TECHNOLOGY

to OV differential by feedback action of the amplifier. However, depending on the configuration of the feedback around the amplifier, this input resistance can boost noise gain, lower overall amplifier loop gain and closed loop bandwidth, raise output noise, with one benevolent effect in increasing amplifier stability.

In the normal mode of operation (where $V^- < V_{CM} < V^+ -1.5V$), R_{IN} is typically large compared to the value of the input resistor used, and R_{IN} can be ignored (refer to Figure 3). In this case the noise gain is defined by the equation:

NOISE GAIN
$$\approx 1 + \frac{R_F}{R_I}$$

However, when the amplifier transitions into Over-The-Top mode with the input common mode biased near or above the the V⁺ supply, R_{IN} should be considered. The noise gain of the amplifier changes to:

NOISE GAIN = 1+
$$\frac{R_F}{R_I || (R_{IN} + R_I || R_F)}$$




Figure 3. Difference Amplifier Configured for Both Normal and Over-The-Top Operation

While it is true that the DC closed loop gain will remain mostly unaffected (= $\frac{R_F}{R_I}$), the loop gain of the amplifier

has decreased from
$$\frac{A_{0L}}{1+\frac{R_F}{R_I}}$$
 to $\frac{A_{0L}}{1+\frac{R_F}{R_I||(R_{IN}+R_I||R_F)}}$

Likewise the closed loop bandwidth of the amplifier will change going from normal mode operation to Over-The-Top operation:

Normal mode:
$$BW_{CLOSED-LOOP} \approx \frac{GBW}{1 + \frac{R_F}{R_I}}$$

Over-The-Top mode:

$$BW_{CLOSED-LOOP} \approx \frac{GBW}{1 + \frac{R_F}{R_I || (R_{IN} + R_I || R_F)}}$$

And output noise is negatively impacted going from normal mode to Over-The-Top:

Normal mode: (neglecting resistor noise)

$$e_{no} \approx e_{ni} \cdot \left(1 + \frac{R_F}{R_I}\right)$$

Over-The-Top mode: (neglecting resistor noise)

$$e_{no} \approx e_{ni} \bullet \left(1 + \frac{R_F}{R_I || (R_{IN} + R_I || R_F)}\right)$$

Output

The output of the LT6015/LT6016/LT6017 can swing within a Schottky diode drop (~0.4V) of the V⁺ supply, and within 5mV of the negative supply with no load. The output is capable of sourcing and sinking approximately 25mA.

The LT6015/LT6016/LT6017 are internally compensated to drive at least 200pF of capacitance under any output loading conditions. For larger capacitive loads, a $0.22\mu F$ capacitor in series with a 150Ω resistor between the output and ground will compensate these amplifiers to drive capacitive loads greater than 200pF.

Downloaded from Arrow.com

Distortion

There are two main contributors of distortion in op amps: output crossover distortion as the output transitions from sourcing to sinking current and distortion caused by nonlinear common mode rejection. If the op amp is operating in an inverting configuration there is no common mode induced distortion. If the op amp is operating in the noninverting configuration within the normal input common mode range (V⁻ to V⁺ –1.5V) the CMRR is very good, typically over 120dB. When the LT6015/LT6016/LT6017 transitions input stages going from the normal input stage to the Over-The-Top input stage or vice-versa, there will be a significant degradation in linearity due to the change in input circuitry.

Lower load resistance increases distortion due to a net decrease in loop gain, and greater voltage swings internal to the amp necessary to drive the load, but has no effect on the input stage transition distortion. The lowest distortion can be achieved with the LT6015/LT6016/LT6017 sourcing in class-A operation in an inverting configuration, with the input common mode biased mid-way between the supplies.

Power Dissipation Considerations

Because of the ability of the LT6015/LT6016/LT6017 to operate on power supplies up to $\pm 25V$ and to drive heavy loads, there is a need to ensure the die junction temperature does not exceed 150°C. The LT6015 is housed in a 5-lead TS0T-23 package ($\theta_{JA} = 250$ °C/W). The LT6016 is housed in an 8-lead MSOP package ($\theta_{JA} = 273$ °C/W). The LT6017 is housed in a 22 pin leadless DFN package (DJC22, $\theta_{JA} = 31.8$ °C/W).

In general, the die junction temperature (T_J) can be estimated from the ambient temperature T_A , and the device power dissipation P_D :

$$T_J = T_A + P_D \bullet \theta_{JA}$$

The power dissipation in the IC is a function of supply voltage and load resistance. For a given supply voltage, the worst-case power dissipation $P_{D(MAX)}$ occurs at the maximum supply current with the output voltage at half of either supply voltage (or the maximum swing is less than one-half the supply voltage). $P_{D(MAX)}$ is given by:

$$P_{D(MAX)} = (V_S \bullet I_{S(MAX)}) + (V_S/2)^2 / R_{LOAD}$$

Example: An LT6016 in a MSOP package mounted on a PC board has a thermal resistance of 273°C/W. Operating on ± 25 V supplies with both amplifiers simultaneously driving 2.5k Ω loads, the worst-case IC power dissipation for the given load occurs when driving 12.5V_{PEAK} and is given by:

$$P_{D(MAX)} = 2 \cdot 50 \cdot 0.6 \text{mA} + 2 \cdot (12.5)^2 / 2500 = 0.185 \text{W}$$


With a thermal resistance of 273°C/W, the die temperature will experience approximately a 50°C rise above ambient. This implies the maximum ambient temperate the LT6016 should ever operate under the assumed conditions:

$$T_A = 150^{\circ}C - 50^{\circ}C = 100^{\circ}C$$

To operate to higher ambient temperatures, use two channels of the LT6017 quad which has lower thermal resistance $\theta_{JA} = 31.8^{\circ}$ C/W, and an exposed pad which may be soldered down to a copper plane (connected to V⁻) to further lower the thermal resistance below $\theta_{JA} = 31.8^{\circ}$ C/W.




SIMPLIFIED SCHEMATIC




TYPICAL APPLICATIONS

Gain of 100 High Voltage Difference Amplifier with -5V/75V Common Mode Range



Wide Input Range Current Sense Amp Goes Hi-Z When V_{SUPPLY} Removed



601567ff


Downloaded from Arrow.com.

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.


DJC Package 22-Lead Plastic DFN (6mm × 3mm)

(Reference LTC DWG # 05-08-1714 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

- 1. DIMENSIONS ARE IN MILLIMETERS
- 2. APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED
- 3. DRAWING IS NOT TO SCALE




- 1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WXXX) IN JEDEC PACKAGE OUTLINE M0-229
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

MS8 Package 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660 Rev G)



- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

Downloaded from **Arrow.com**.

4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR


5. MOLD FLASH SHALL NOT EXCEED 0.254mm 6. JEDEC PACKAGE REFERENCE IS MO-193

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

S5 Package 5-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1635)




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	01/13	Corrected Block Diagram Q7 and Q8	17
В	06/13	Added LT6015 Single Amplifier All	
		Changed MIN I_B at $V_{CM} = 0V$ to -60 nA, changed GBW test condition to $f_{TEST} = 100$ kHz	3-7
		Added Wide Input Range Current Sense Amp circuit	17
С	11/13	Revised Order Information table to include mini tape and reel for LT6015	2
D	12/13	Corrected quad pinout	2, 13
Е	09/14	Corrected TSOT-23 part marking and package description	2
F	08/15	Corrected axis label on graph G32	11

TYPICAL APPLICATION

Extended Supply Current Boosted Gain of Three Amplifier Drives 100 Ω Load to ±30V, with 600mA Current Limit



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1490A/LT1491A	Dual and Quad Micropower Rail-to-Rail Input and Output Op Amp	Over-The-Top Inputs, 50µA/Amplifier, Reverse Battery Protection to 18V
LT1638/LT1639	1.2MHz, 0.4V/µs Over-The-Top Rail-to-Rail Input and Output Op Amp	Over-The-Top Inputs, 230µA/Amplifier, 1.2MHz GBW, 0.4V/µs Slew Rate
LT1494/LT1495/LT1496	1.5µA Max, Single, Dual, and Quad, Over-The-Top Precision Rail-to-Rail Input and Output Op Amps	Over-The-Top Inputs, 1.5μA/Amplifier, 375μV Voltage Offset
LT1112/LT1114	Dual/Quad Low Power Precision, pA Input Op Amp	60μV Offset Voltage, 400μA/Amplifier
LT1013/LT1014	Dual/Quad Precision Op Amp	150μV Offset Voltage, 500μA/Amplifier