
ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	. ±20V
Differential Input Voltage	. ±40V
Input Voltage	. ±20V

Order Options Tape and Reel: Add #TR
Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF
Lead Free Part Marking: http://www.linear.com/leadfree/

Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
LT1102I	40°C to 85°C
LT1102AC/LT1102C	0°C to 70°C
LT1102AM/LT1102M (OBSOLETE)	55°C to 125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec)300°C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

$\textbf{ELECTRICAL CHARACTERISTICS} \quad \textit{V}_{S} = \, \pm 15 \textit{V}, \, \textit{V}_{CM} = 0 \textit{V}, \, \textit{T}_{A} = 25 ^{\circ} \textit{C}, \, \textit{Gain} = 10 \, \, \textit{or} \, \, 100, \, \textit{unless otherwise noted}.$

SYMBOL	PARAMETER	CONDITIONS	LT MIN	1102AM//	AC Max	MIN	T1102M/I/ TYP	C Max	UNITS
G _E	Gain Error	$V_0 = \pm 10V, R_L = 50k \text{ or } 2k$		0.010	0.050		0.012	0.070	%
G _{NL}	Gain Nonlinearity	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, RL = 50k or 2k		3 8 7	14 20 16		4 8 7	18 25 30	ppm ppm ppm
V _{OS}	Input Offset Voltage			180	600		200	900	μV
I _{OS}	Input Offset Current			3	40		4	60	pA
I _B	Input Bias Current			±3	±40		±4	±60	pA
	Input Resistance Common Mode Differential Mode	V _{CM} = -11V to 8V V _{CM} = 8V to 11V		10 ¹² 10 ¹¹ 10 ¹²			10 ¹² 10 ¹¹ 10 ¹²		Ω Ω Ω
en	Input Noise Voltage	0.1Hz to 10Hz		2.8			2.8		μV _{Р-Р}
	Input Noise Voltage Density	$f_0 = 10Hz$ $f_0 = 1000Hz$ (Note 2)		37 19	30		37 20		nV/√Hz nV/√Hz
	Input Noise Current Density	f ₀ = 1000Hz, 10Hz (Note 3)		1.5	4		2	5	fA/√Hz
	Input Voltage Range		±10.5	±11.5		±10.5	±11.5		V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, $V_{CM} = \pm 10.5V$	84	98		82	97		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 9V \text{ to } \pm 18V$	88	102		86	101		dB
Is	Supply Current			3.3	5.0		3.4	5.6	mA
V ₀	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	±13.0 ±12.0	±13.5 ±13.0		±13.0 ±12.0	±13.5 ±13.0		V
BW	Bandwidth	G = 100 (Note 4) G = 10 (Note 4)	120 2.0	220 3.5		100 1.7	220 3.5		kHz MHz
SR	Slew Rate	$G = 100, V_{IN} = \pm 0.13V, V_0 = \pm 5V$ $G = 10, V_{IN} = \pm 1V, V_0 = \pm 5V$	12 21	17 30		10 18	17 30		V/µs V/µs
	Overdrive Recovery	50% Overdrive (Note 5)		400			400		ns
	Settling Time	V ₀ = 20V Step (Note 4) G = 10 to 0.05% G = 10 to 0.01% G = 100 to 0.05% G = 100 to 0.01%		1.8 3.0 7 9	4.0 6.5 13 18		1.8 3.0 7 9	4.0 6.5 13 18	μs μs μs

 $\textbf{ELECTRICAL CHARACTERISTICS} \qquad \textbf{V}_S = \pm 15 \textbf{V}, \ \textbf{V}_{CM} = 0 \textbf{V}, \ \textbf{Gain} = 10 \ \text{or} \ 100, \ -55^{\circ} \textbf{C} \leq \textbf{T}_A \leq 125^{\circ} \textbf{C} \ \text{for AM/M grades},$

- 40°C < T ₄	\leq 85°C for I	nrades	unless	otherwise	noted
-40 C≥ I∆	. ≥ 00 U IUI I	yraucs.	นแเธออ	Offici M19C	moteu.

•			LT1102AM			L			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
G _E	Gain Error	$G = 100, V_0 = \pm 10V, R_L = 50k \text{ or } 2k$ $G = 10, V_0 = \pm 10V, R_L = 50k \text{ or } 2k$		0.10 0.05	0.25 0.12		0.10 0.06	0.30 0.15	% %
TCG _E	Gain Error Drift (Note 6)	G = 100, R _L = 50k or 2k G = 10, R _L = 50k or 2k		9 5	20 10		10 6	25 14	ppm/°C
G _{NL}	Gain Nonlinearity	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, R _L = 50k or 2k		20 28 9	70 85 20		24 32 9	90 110 24	ppm ppm ppm
V _{0S}	Input Offset Voltage			300	1400		400	2000	μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 6)		2	8		3	12	μV/°C
I _{OS}	Input Offset Current			0.3	4		0.4	6	nA
I _B	Input Bias Current			±2	±10		±2.5	±15	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 10.3V$	82	97		80	96		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 17V$	88	100		84	99		dB
Is	Supply Current	T _A = 125°C		2.5			2.5		mA
V ₀	Maximal Output Voltage Swing	R _L = 50k R _L = 2k	±12.5 ±12.0	±13.2 ±12.6		±12.5 ±12.0	±13.2 ±12.6		V

$V_S=\pm 15 V,~V_{CM}=0 V,~Gain=10~or~100,~0^{\circ}C \leq T_A \leq 70^{\circ}C,~unless~otherwise~noted.$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
G _E	Gain Error	$G = 100, V_0 = \pm 10V, R_L = 50k \text{ or } 2k$ $G = 10, V_0 = \pm 10V, R_L = 50k \text{ or } 2k$		0.04 0.03	0.11 0.09		0.05 0.04	0.14 0.12	% %
TCG _E	Gain Error Drift (Note 6)	G = 100, R _L = 50k or 2k G = 10, R _L = 50k or 2k		8 5	18 10		9 6	22 14	ppm/°C ppm/°C
G _{NL}	Gain Nonlinearity	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, R _L = 50k or 2k		8 11 8	30 36 18		9 12 8	40 48 22	ppm ppm ppm
V _{OS}	Input Offset Voltage			230	1000		280	1400	μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 6)		2	8		3	12	μV/°C
I _{OS}	Input Offset Current			10	150		15	220	рА
$\Delta I_{0S}/\Delta T$	Input Offset Current Drift	(Note 6)		0.5	3		0.5	4	pA/°C
I _B	Input Bias Current			±40	±300		±50	±400	рА
$\Delta I_B/\Delta T$	Input Bias Current Drift	(Note 6)		1	4		1	6	pA/°C
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10.3V	83	98		81	97		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 17V$	87	101		85	100		dB
Is	Supply Current	T _A = 70°C		2.8			2.9		mA
V ₀	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	±12.8 ±12.0	±13.4 ±12.8		±12.8 ±12.0	±13.4 ±12.8		V V



ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: This parameter is tested on a sample basis only.

Note 3: Current noise is calculated from the formula:

 $i_n = (2qI_B)^{1/2}$

where $q = 1.6 \cdot 10^{-19}$ coulomb. The noise of source resistors up to $1G\Omega$ swamps the contribution of current noise.

Note 4: This parameter is not tested. It is guaranteed by design and by inference from the slew rate measurement.


Note 5: Overdrive recovery is defined as the time delay from the removal of an input overdrive to the output's return from saturation to linear operation.

50% overdrive equals $V_{IN} = \pm 2V$ (G = 10) or $V_{IN} = \pm 200$ mV (G = 100).


Note 6: This parameter is not tested. It is guaranteed by design and by inference from other tests.

TYPICAL PERFORMANCE CHARACTERISTICS


Small Signal Response, G = 10 (Input = 50mV Pulse)



Small Signal Response, G = 100 (Input = 5mV Pulse)




Slew Rate, G = 100(Input = ± 130 mV Pulse)




LT1102 • TPC03


Settling Time, G = 10 (Input From -10V to 10V)




Settling Time, G = 10 (Input From 10V to -10V)



Settling Time, G = 100 (Input From -10V to 10V)





Settling Time, G = 100 (Input From 10V to -10V)





1102fb


TYPICAL PERFORMANCE CHARACTERISTICS

















Input Bias Current Over the





Common Mode Range vs




1102fb







TYPICAL PERFORMANCE CHARACTERISTICS




Gain Error vs Temperature



Distribution of Offset Voltage



Gain Nonlinearity Over Temperature



APPLICATIONS INFORMATION


In the two op amp instrumentation amplifier configuration, the first amplifier is basically in unity gain, and the second amplifier provides all the voltage gain. In the LT1102, the second amplifier is decompensated for gain of 10 stability, therefore high slew rate and bandwidth are achieved. Common mode rejection versus frequency is also optimized in the G=10 mode, because the bandwidths of the two op amps are similar. When G=100, this statement is no longer true; however, by connecting an 18pF capacitor between pins 1 and 2, a common mode AC gain is created to cancel the inherent roll-off. From 200Hz to 30kHz, CMRR versus frequency is improved by an order of magnitude.

Input Protection

Instrumentation amplifiers are often used in harsh environments where overload conditions can occur. The LT1102 employs FET input transistors, consequently the differential input voltage can be $\pm 30 \text{V}$ (with $\pm 15 \text{V}$ supplies, $\pm 36 \text{V}$ with $\pm 18 \text{V}$ supplies). Some competitive instrumentation amplifiers have NPN inputs which are protected by back-to-back diodes. When the differential input Voltage exceeds $\pm 13 \text{V}$ on these competitive devices, input current increases to milliampere level; more than $\pm 10 \text{V}$ differential voltage can cause permanent damage.

When the LT1102 inputs are pulled below the negative supply or above the positive supply, the inputs will clamp a diode voltage below or above the supplies. No damage will occur if the input current is limited to 20mA.

Common Mode Rejection Ratio vs Frequency



Gains Between 10 and 100


Gains between 10 and 100 can be achieved by connecting two equal resistors (= R_X) between pins 1 and 2 and pins 7 and 8.

$$Gain = 10 + \frac{R_X}{R + R_X/90}$$


The nominal value of R is $1.84k\Omega$. The usefulness of this method is limited by the fact that R is not controlled to better than $\pm 10\%$ absolute accuracy in production. However, on any specific unit, 90R can be measured between Pins 1 and 2.

APPLICATIONS INFORMATION

Gain = 20, 110, or 200 Instrumentation Amplifiers




Multiplexed Input Data Acquisition




800kHz SIGNALS CAN BE MULTIPLEXED WITH LT1102 IN G = 10

Voltage Programmable Current Source is Simple and Precise




Dynamic Response of the Current Source



1102fb

TYPICAL APPLICATIONS

Basic Connections




GAIN = 10

LT1102 • TA03

Settling Time Test Circuit

FLAT-TOP INPUT 5.1k 100Ω 15V 8 200Ω HP5082-2810 FET PROBE R1 = 910Ω, G = 10 R1 = 10k, G = 100

Offset Nulling




PACKAGE DESCRIPTION


H Package 8-Lead TO-5 Metal Can (.230 Inch PCD) (Reference LTC DWG # 05-08-1321) <u>.335 - .370</u> (8.509 - 9.398) DIA $\frac{.305 - .335}{(7.747 - 8.509)}$.040 (1.016) MAX (1.270) MAX .165 – .185 (4.191 - 4.699)REFERENCE PLANE _.500 - .750 (12.700 - 19.050) (0.254 - 1.143).016 - .021** (0.406 - 0.533).027 - .045 (0.686 - 1.143)45°TYP $\overline{(0.711 - 0.864)}$.230 (5.842) TYP .110 - .160 (2.794 - 4.064) INSULATING STANDOFF *LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND THE SEATING PLANE **FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS $\frac{.016 - .024}{(0.406 - 0.610)}$ H8 (10-5) 0.230 PCD 0801 J8 Package 8-Lead CERDIP (Narrow .300 Inch, Hermetic) (Reference LTC DWG # 05-08-1110) CORNER LEADS OPTION (4 PLCS) .405 (10.287) MAX .005 (0.127)MIN 6 .023 - .045 (0.584 – 1.143) HALF LEAD .025 .220 - .310 (5.588 - 7.874) (0.635) RAD TYP .045 – .068 (1.143 – 1.650) FULL LEAD OPTION 2 3 .200 (5.080) .300 BSC (7.62 BSC) MAX .015 - .060 (0.381 - 1.524) .008 – .018 (0.203 - 0.457).045 - .065 .125 NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS (1.143 - 1.651)3.175 .014 - .026 .100 (2.54) BSC $(\overline{0.360 - 0.660})$ J8 0801 **OBSOLETE PACKAGES**


PACKAGE DESCRIPTION

N8 Package 8-Lead PDIP (Narrow .300 Inch)

(Reference LTC DWG # 05-08-1510)







NOTE:

NOTE:
1. DIMENSIONS ARE INCHES
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)