

**ABSOLUTE MAXIMUM RATINGS**

(Note 1)

Supply Voltage (Note 7) .....  $\pm 22V$ Differential Input Voltage .....  $\pm 30V$ 

Input Voltage Equal to Supply Voltage


Output Short Circuit Duration ..... Indefinite

Operating Temperature Range

LT1002AM/LT1002M (**OBSOLETE**) ..  $-55^{\circ}C$  to  $125^{\circ}C$ LT1002AC/LT1002C .....  $0^{\circ}C$  to  $70^{\circ}C$ 

Storage Temperature Range

All Grades .....  $-65^{\circ}C$  to  $150^{\circ}C$ Lead Temperature (Soldering, 10 sec.) .....  $300^{\circ}C$ **PACKAGE/ORDER INFORMATION**

 N PACKAGE 14 PIN PLASTIC $T_{JMAX} = 125^{\circ}C$ , $\theta_{JA} = 100^{\circ}C/W$ NOTE: Device may be operated even if insertion is reversed; this is due to inherent symmetry of pin locations of amplifiers A and B. (Note 7)	ORDER PART NO.	OFFSET VOLTAGE MAX at $25^{\circ}C$
	LT1002ACN LT1002CN	$60\mu V$ $100\mu V$
J PACKAGE 14 PIN HERMETIC $T_{JMAX} = 125^{\circ}C$ , $\theta_{JA} = 100^{\circ}C/W$ <b>OBSOLETE PACKAGE</b> Consider the N Package for Alternate Source	LT1002AMJ LT1002MJ LT1002ACJ LT1002CJ	$60\mu V$ $100\mu V$ $60\mu V$ $100\mu V$

Consult LTC Marketing for parts specified with wider operating temperature ranges.

**ELECTRICAL CHARACTERISTICS, INDIVIDUAL AMPLIFIERS** $V_S = \pm 15V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1002AM/LT1002AC			LT1002M/LT1002C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	(Note 2)		20	60		25	100	$\mu V$
$\frac{\Delta V_{OS}}{\Delta \text{Time}}$	Long Term Input Offset Voltage Stability	(Notes 3 and 4)		0.3	1.5		0.4	2.0	$\mu V/\text{month}$
$I_{OS}$	Input Offset Current			0.3	2.8		0.4	4.2	nA
$I_B$	Input Bias Current			$\pm 0.6$	$\pm 3.0$		$\pm 0.7$	$\pm 4.5$	nA
$\bar{e}_n$	Input Noise Voltage	0.1Hz to 10Hz (Note 3)		0.35	0.7		0.38	0.75	$\mu V_{p-p}$
$e_n$	Input Noise Voltage Density	$f_0 = 10\text{Hz}$ (Note 6) $f_0 = 1000\text{Hz}$ (Note 3)		10.3 9.6	20.0 11.5		10.5 9.8	20.0 12.0	$nV/\sqrt{\text{Hz}}$
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 2k\Omega$ , $V_O = \pm 12V$ $R_L \geq 1k\Omega$ , $V_O = \pm 10V$	400 250	800 500		350 220	800 500		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	110	126		110	126		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$	108	123		105	123		dB
$R_{in}$	Input Resistance Differential Mode	(Note 5)	20	100		13	80		M $\Omega$
	Input Voltage Range		$\pm 13$	$\pm 14$		$\pm 13$	$\pm 14$		V
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k\Omega$ $R_L \geq 1k\Omega$	$\pm 13$ $\pm 12$	$\pm 14$ $\pm 13.5$		$\pm 13$ $\pm 12$	$\pm 14$ $\pm 13.5$		V
SR	Slew Rate	$R_L \geq 2k\Omega$ (Note 5)	0.1	0.25		0.1	0.25		V/ $\mu s$
GBW	Gain Bandwidth Product	(Note 5)	0.4	0.8		0.4	0.8		MHz
$P_d$	Power Dissipation per amplifier	No load No load, $V_S = \pm 3V$		46 4	75 7		48 4	85 8	mW

## ELECTRICAL CHARACTERISTICS, INDIVIDUAL AMPLIFIERS

The ● denotes the specifications which apply over the temperature range  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_S = \pm 15\text{V}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1002AM			LT1002M			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	(Note 2)	●		30	150		45	230	$\mu\text{V}$
$\frac{\Delta V_{OS}}{\Delta \text{Temp}}$	Average Input Offset Voltage Drift		●		0.2	0.9		0.3	1.3	$\mu\text{V}/^{\circ}\text{C}$
$I_{OS}$	Input Offset Current		●		0.8	5.6		1.2	8.5	nA
$I_B$	Input Bias Current		●		$\pm 1.0$	$\pm 6.0$		$\pm 1.5$	$\pm 9.0$	nA
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 2\text{k}\Omega$ , $V_O = \pm 10\text{V}$	●	300	700		200	700		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13\text{V}$	●	106	122		104	120		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3\text{V}$ to $\pm 18\text{V}$	●	102	117		96	117		dB
	Input Voltage Range		●	$\pm 13$	$\pm 14$		$\pm 13$	$\pm 14$		V
$V_{OUT}$	Output Voltage Swing	$R_L \geq 2\text{k}\Omega$	●	$\pm 12.5$	$\pm 13.5$		$\pm 12.0$	$\pm 13.5$		V
$P_d$	Power Dissipation per amplifier	No load	●		55	90		60	100	mW

The ● denotes the specifications which apply over the temperature range  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_S = \pm 15\text{V}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1002AC			LT1002C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	(Note 2)	●		20	100		30	160	$\mu\text{V}$
$\frac{\Delta V_{OS}}{\Delta \text{Temp}}$	Average Input Offset Voltage Drift		●		0.2	0.9		0.3	1.3	$\mu\text{V}/^{\circ}\text{C}$
$I_{OS}$	Input Offset Current		●		0.5	4.2		0.6	5.7	nA
$I_B$	Input Bias Current		●		$\pm 0.7$	$\pm 4.5$		$\pm 1.0$	$\pm 6.0$	nA
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 2\text{k}\Omega$ , $V_O = \pm 10\text{V}$	●	350	750		250	750		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13\text{V}$	●	108	124		106	123		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3\text{V}$ to $\pm 18\text{V}$	●	105	120		100	120		dB
	Input Voltage Range		●	$\pm 13$	$\pm 14$		$\pm 13$	$\pm 14$		V
$V_{OUT}$	Output Voltage Swing	$R_L \geq 2\text{k}\Omega$	●	$\pm 12.5$	$\pm 13.8$		$\pm 12.5$	$\pm 13.8$		V
$P_d$	Power Dissipation per amplifier	No Load	●		50	85		55	90	mW

## MATCHING CHARACTERISTICS

$V_S = \pm 15\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1002AM/AC			LT1002M/C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
	Input Offset Voltage Match			–	15	40	–	25	80	$\mu\text{V}$
$I_B^+$	Average Non-Inverting Bias Current			–	$\pm 0.6$	$\pm 3.5$	–	$\pm 0.7$	$\pm 4.8$	nA
$I_{OS}^+$	Non-Inverting Offset Current			–	0.6	3.5	–	0.7	6.0	nA
$I_{OS}^-$	Inverting Offset Current			–	0.6	3.5	–	0.7	6.0	nA
$\Delta\text{CMRR}$	Common Mode Rejection Ratio Match	$V_{CM} = \pm 13\text{V}$		110	132	–	108	132	–	dB
$\Delta\text{PSRR}$	Power Supply Rejection Ratio Match	$V_S = \pm 3\text{V}$ to $\pm 18\text{V}$		108	130	–	102	128	–	dB
	Channel Separation	$f \leq 10\text{Hz}$ (Note 5)		132	148	–	130	146	–	dB

## MATCHING CHARACTERISTICS

The ● denotes the specifications which apply over the temperature range  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $V_S = \pm 15\text{V}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1002AM			LT1002M			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
	Input Offset Voltage Match		●	–	50	140	–	60	230	$\mu\text{V}$
	Input Offset Voltage Tracking		●	–	0.3	1.0	–	0.4	1.5	$\mu\text{V}/^{\circ}\text{C}$
$I_{B^{+}}$	Average Non-Inverting Bias Current		●	–	$\pm 1.5$	$\pm 6.0$	–	$\pm 1.8$	$\pm 10.0$	nA
$I_{OS^{+}}$	Non-Inverting Offset Current		●	–	1.5	6.5	–	1.8	12.0	nA
$I_{OS^{-}}$	Inverting Offset Current		●	–	1.5	6.5	–	1.8	12.0	nA
$\Delta\text{CMRR}$	Common Mode Rejection Ratio Match	$V_{CM} = \pm 13\text{V}$	●	106	126		102	124	–	dB
$\Delta\text{PSRR}$	Power Supply Rejection Ratio Match	$V_S = \pm 3\text{V}$ to $\pm 18\text{V}$	●	102	122		94	120	–	dB

The ● denotes the specifications which apply over the temperature range  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_S = \pm 15\text{V}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1002AC			LT1002C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
	Input Offset Voltage Match		●	–	30	85	–	45	150	$\mu\text{V}$
	Input Offset Voltage Tracking		●	–	0.3	1.0	–	0.4	1.5	$\mu\text{V}/^{\circ}\text{C}$
$I_{B^{+}}$	Average Non-Inverting Bias Current		●	–	$\pm 1.0$	$\pm 4.5$	–	$\pm 1.2$	$\pm 7.0$	nA
$I_{OS^{+}}$	Non-Inverting Offset Current		●	–	1.0	5.0	–	1.2	8.5	nA
$I_{OS^{-}}$	Inverting Offset Current		●	–	1.0	5.0	–	1.2	8.5	nA
$\Delta\text{CMRR}$	Common Mode Rejection Ratio Match	$V_{CM} = \pm 13\text{V}$	●	108	130	–	105	128	–	dB
$\Delta\text{PSRR}$	Power Supply Rejection Ratio Match	$V_S = \pm 3\text{V}$ to $\pm 18\text{V}$	●	105	126	–	98	124	–	dB

For MIL-STD components, please refer to LTC 883C data sheet for test listing and parameters.

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Offset voltage measured with high speed test equipment, approximately 1second after power is applied.

**Note 3:** This parameter is tested on a sample basis only.

**Note 4:** Long Term Input Offset Voltage Stability refers to the averaged trend line of  $V_{OS}$  versus Time over extended periods after the first 30 days

of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically  $2.5\mu\text{V}$ .


**Note 5:** Parameter is guaranteed by design.

**Note 6:** 10Hz noise voltage density is sample tested on every lot. Devices 100% tested at 10Hz are available on request.


**Note 7:** The  $V^{+}$  supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The  $V^{-}$  supply terminals are both connected to the common substrate and must be tied to the same voltage. Both  $V^{-}$  pins should be used.

# TYPICAL PERFORMANCE CHARACTERISTICS


**Distribution of Offset Voltage of Individual Amplifiers**




**Distribution of Offset Voltage Drift with Temperature (Individual Amplifiers)**




**Distribution of Offset Voltage Match Drift with Temperature**




**Offset Voltage Drift with Temperature of Six Representative Units**




**Offset Voltage Tracking with Temperature of Six Representative Units**




**Warm-Up Drift**




**Long Term Stability of Four Representative Units**



**0.1Hz to 10Hz Noise**




**Noise Spectrum**




# TYPICAL PERFORMANCE CHARACTERISTICS

**Matching and Individual Amplifier Bias and Offset Currents vs Temperature**




1001 G10

**Input Bias Current Over the Common Mode Range**




1002 G11

**Input Bias Current vs. Differential Input Voltage**




1002 G12

**Open Loop Voltage Gain vs Temperature**




1002 G13

**Open Loop Voltage Gain Frequency Response**




1002 G14

**Gain, Phase Shift vs. Frequency**




1002 G15

**Open Loop Gain Mismatch vs Frequency**




1002 G16

**Closed Loop Output Impedance**



1002 G17


**Power Supply Rejection and PSRR Match vs Frequency**



1002 G18


# TYPICAL PERFORMANCE CHARACTERISTICS

Channel Separation vs Frequency




1002 G19

Common Mode Rejection and CMRR Match vs Frequency




1002 G20

Common Mode Limit vs Temperature




1002 G21

Supply Current vs. Supply Voltage For Each Amplifier




1002 G22

Large Signal Transient Response




1002 G24

Maximum Undistorted Output vs. Frequency




Small Signal Transient Response



$A_V = +1$ ,  $C_L = 50pF$


1002 G25

Voltage Follower Overshoot vs Capacitive Load



1002 G26



Small Signal Transient Response



$A_V = +1$ ,  $C_L = 1000pF$

1002 G27

## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLICATIONS INFORMATION


The LT1002 dual amplifier may be inserted directly into OP-10, OP207, OP227 sockets with or without removal of external nulling potentiometers.

**Offset Voltage Adjustment** The input offset voltage of the LT1002, and its drift with temperature, are permanently trimmed at wafer testing to a low level. However, if further adjustment of  $V_{OS}$  is necessary, nulling with a 10k or 20k potentiometer will not degrade drift with temperature. Trimming to a value other than zero creates a drift of  $(V_{OS}/300)\mu V/^\circ C$ , e.g. if  $V_{OS}$  is adjusted to  $300\mu V$ , the change in drift will be  $1\mu V/^\circ C$ . The adjustment range with a 10k or 20k pot is approximately  $\pm 2.5mV$ . If less adjustment range is needed, the sensitivity and resolution of the nulling can be improved by using a smaller pot in conjunction with fixed resistors. The example has an approximate null range of  $\pm 100\mu V$ .


In matching applications, both amplifiers can be trimmed to zero, or the offset of one amplifier can be trimmed to match the offset of the other. Offset adjustment, however, slightly degrades the gain, common-mode and power-supply rejection match between the two op amps. Fortunately,

the guaranteed offset voltage match of the LT1002 is very low, in most applications offset adjustment will be unnecessary.

### Standard Adjustment




### Improved Sensitivity Adjustment



## APPLICATIONS INFORMATION

### Test Circuit for Offset Voltage and its Drift with Temperature



This circuit is also used as burn-in configuration for the LT1002, with supply voltages increased to  $\pm 20\text{V}$ .


Unless proper care is exercised, thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier. Air currents should be minimized, package leads should be short, the two input leads should be as close together as possible and maintained at the same temperature.

### Channel Separation

This parameter is defined as the ratio of the change in input offset voltage of one amplifier to the change in output voltage of the other amplifier causing the offset change.

At low frequencies the LT1002's channel separation is an almost unmeasurable 148dB. As frequency increases, pin to pin capacitance of the package, between the output of one amplifier and the inputs of the other, becomes dominant. Since these pins are non-adjacent, the capacitance is only 0.02pF. To maintain the LT1002's excellent channel separation at higher frequencies, the socket and PC board capacitances should be minimized.

### 0.1Hz to 10Hz Noise Test Circuit



The device under test should be warmed up for three minutes and shielded from air currents. Turn the device 180° to measure the noise of side B.

### Power supplies

The LT1002 is specified over a wide range of power supply voltages from  $\pm 3\text{V}$  to  $\pm 18\text{V}$ . Operation with lower supplies is possible, down to  $\pm 1.2\text{V}$  (two Ni-Cad batteries). However, with  $\pm 1.2\text{V}$  supplies, the device is stable only in closed loop gains of +2 or higher (or inverting gain of one or higher).

The  $V+$  supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The  $V-$  supply terminals are both connected to the common substrate and must be tied to the same voltage. Both  $V-$  pins should be used.



## APPLICATIONS INFORMATION

**Advantages of Matched Dual Op Amps** In many applications the performance of a system depends on the matching between two operational amplifiers rather than the individual characteristics of the two op amps. Two or three op amp instrumentation amplifiers, tracking voltage references and low drift active filters are some of the circuits requiring matching between two op amps.


The well-known triple op amp configuration illustrates these concepts. Output offset is a function of the difference between the offsets of the two halves of the LT1002. This error cancellation principle holds for a considerable number of input referred parameters in addition to offset voltage and its drift with temperature. Input bias current will be the average of the two non-inverting input currents ( $I_B^+$ ). The difference between these two currents ( $I_{OS}^+$ ) is the offset current of the instrumentation amplifier. The difference between the inverting input currents ( $I_{OS}^-$ ) will cause errors flowing through R1, R2, and R3. Common-mode and power supply rejections will be dependent only on the match between the two amplifiers (assuming perfect resistor matching).

The concepts of common mode and power supply rejection ratio match ( $\Delta CMRR$  and  $\Delta PSRR$ ) are best demonstrated with a numerical example:

Assume  $CMRR_A = +1.0\mu V/V$  or 120dB,  
and  $CMRR_B = +0.75\mu V/V$  or 122.5dB,  
then  $\Delta CMRR = 0.25\mu V/V$  or 132dB;  
if  $CMRR_B = -0.75\mu V/V$  which is still 122.5dB,  
then  $\Delta CMRR = 1.75\mu V/V$  or 115dB.

Clearly, the LT1002, by specifying and guaranteeing all of these matching parameters, can significantly improve the performance of matching dependent circuits.

Three Op Amp Instrumentation Amplifier



Trim R8 for gain  
Trim R9 for DC common mode rejection  
Trim R10 for AC common mode rejection

Typical performance of the instrumentation amplifier:

Input offset voltage = 25 $\mu V$   
Input bias current = 0.7nA  
Input resistance = 200 G $\Omega$   
Input offset current = 0.6nA  
Input noise = 0.5 $\mu V$  p-p  
Power bandwidth ( $V_0 = \pm 10V$ ) = 80kHz

1002 TA07

1002 TA08

The accuracy of the  $-10\text{V}$  output is limited by the matching of the two  $10\text{k}$  resistors.


The diagram shows a precision rectifier circuit. It consists of two LT1002 operational amplifiers and four CA3118 transistors. The circuit is powered by a 15V supply and a -15V supply. The input signal is connected to the non-inverting input of the first op-amp. The output of the first op-amp is connected to the base of a CA3118 transistor. The output of the second op-amp is connected to the base of another CA3118 transistor. The outputs of the two transistors are connected to the input of a third CA3118 transistor. The output of the third transistor is connected to the input of a fourth CA3118 transistor. The output of the fourth transistor is connected to the output of the circuit. The circuit also includes a 1k resistor, a 5% tolerance resistor, and a diode labeled FLV117.

1002 TA09

feedback changes the offset voltage of the LT1002 by less than  $5\mu\text{V}$ . Therefore, the basic accuracy of the comparator is limited only by the low offset voltage of the LT1002.

## APPLICATIONS INFORMATION

## Two Op Amp Instrumentation Amplifier




\* TRIM FOR COMMON-MODE REJECTION

† TRIM FOR GAIN

$$\text{GAIN} = \frac{R_4}{R_3} \left[ 1 + \frac{1}{2} \left( \frac{R_2}{R_1} + \frac{R_3}{R_4} \right) + \frac{R_2 + R_3}{R_5} \right] \approx 100$$

## Precision Amplifier Drives 500Ω Load to ±10V



1002 TA11

This application utilizes the guaranteed 10mA load driving capability of the LT1002. The offset voltage of amplifier A is the offset of the configuration. Amplifier B provides the additional 10mA load current. When load resistor  $R_L$  is


removed, amplifier A sinks this current without affecting accuracy. In the gain of 1000 configuration shown, approximately 0.3% gain accuracy can be realized.

[illegible]

The diagram shows a precision rectifier circuit. The input signal, ranging from -10V to 10V, is connected to the inverting input (pin 3) of the first LT1002 op-amp. The non-inverting input (pin 4) is grounded. The op-amp's output (pin 13) is connected to a diode (IN4148) in series with a 10k resistor. This resistor is connected to the inverting input (pin 10) of the second LT1002 op-amp. The non-inverting input (pin 11) of the second op-amp is grounded. The output of the second op-amp (pin 6) is the final output, ranging from 0V to 10V. The circuit uses two 10k resistors with 0.1% tolerance for precision.




# SCHEMATIC DIAGRAM



# PACKAGE DESCRIPTION


**J Package**  
**14-Lead Cerdip (Narrow .300 Inch, Hermetic)**  
 (Reference LTC DWG # 05-08-1110)



**OBSOLETE PACKAGE**

PACKAGE DESCRIPTION

N Package  
14-Lead PDIP (Narrow .300 Inch)  
(Reference LTC DWG # 05-08-1510)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1001	Single LT1002	60μV V <sub>OS</sub> , 1μV/°C Precision Op Amp
LT1884/LT1885	Dual/Quad Precision Op Amp with Rail-to-Rail Output	50μV Max V <sub>OS</sub> , 400pA Max I <sub>B</sub>