Contents

1	Bloc	k diagra	am and pin description 10)
2	Deta	iled des	scription	3
	2.1	Voltage	e regulators	3
		2.1.1	Voltage regulator: V ₁	3
		2.1.2	Voltage regulator: V ₂ 13	3
		2.1.3	Increased output current capability for voltage regulator V $_2$ 14	4
		2.1.4	Voltage regulator failure16	ô
		2.1.5	Voltage regulator behavior1	7
	2.2	Operat	ing modes	7
		2.2.1	Active Mode	7
		2.2.2	Flash Mode	7
		2.2.3	SW-Debug Mode	8
		2.2.4	V _{1_standby} mode	8
		2.2.5	Interrupt	9
		2.2.6	V _{Bat_standby} mode	0
		2.2.7	Wake up from Standby Modes	0
		2.2.8	Wake up inputs	1
		2.2.9	Cyclic contact supply22	2
		2.2.10	Timer interrupt / wake-up of microcontroller by timer	2
	2.3	Functio	onal overview (truth table) 22	2
	2.4	Config	urable window watchdog24	4
		2.4.1	Change watchdog timing26	6
	2.5	Fail Sa	Ife Mode	3
		2.5.1	Single failures	8
		2.5.2	Multiple failures – entering forced V _{Bat_standby} Mode	0
	2.6	Reset	output (NRESET)	1
	2.7		ional amplifiers	
	2.8	LIN Bu	is Interface	2
		2.8.1	Error handling	2
		2.8.2	Wake up (from LIN)	
		2.8.3	LIN Pull-Up	
	2.9		peed CAN bus transceiver	
		3	······································	



		2.9.1	CAN transceiver operating modes	35
		2.9.2	Sequence for enabling selective wakeup	37
		2.9.3	CAN error handling	37
		2.9.4	Wake up by CAN	38
		2.9.5	CAN receive only mode	40
		2.9.6	CAN looping mode	40
	2.10	Serial F	Peripheral Interface (ST SPI Standard 3.0)	40
3	Prote	ection a	nd diagnosis4	12
	3.1	Powers	supply fail	12
		3.1.1	V _S overvoltage	42
		3.1.2	V _S undervoltage	42
	3.2	Temper	ature warning and thermal shut-down	14
	3.3	High sid	de driver outputs	45
	3.4	Low sid	le driver outputs REL1, REL2	46
	3.5	SPI dia	gnosis	17
4	Туріс	al appli	cation4	18
5	Elect	rical sp	ecifications4	19
		-		
	5.1	Absolut	e maximum ratings	49
	5.1 5.2		e maximum ratings	
		ESD pr		50
	5.2	ESD pr Therma	otection	50 50
	5.2 5.3	ESD pr Therma		50 50 52
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1	otection	50 50 52 52
	5.2 5.3	ESD pr Therma Packag 5.4.1	otection	50 50 52 52 55
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1 Electric	otection	50 50 52 52 55 55
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1 Electric 5.5.1	otection	50 50 52 52 55 55 56
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1 Electric 5.5.1 5.5.2	otection	50 50 52 52 55 55 56 56
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1 Electric 5.5.1 5.5.2 5.5.3	otection	50 50 52 52 55 55 56 56 56
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4	otection	50 50 52 55 55 56 56 56 57
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5	otection	50 52 52 55 55 56 56 56 57 58
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5 5.5.6	otection a al data a powerSSO-36 thermal data a al characteristics a Supply and supply monitoring a Oscillator a Power-on reset (V_S) a Voltage regulator V_1 a Voltage regulator V_2 a Reset output a	50 52 52 55 55 56 56 56 57 58 58
	5.2 5.3 5.4	ESD pr Therma Packag 5.4.1 Electric 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5 5.5.6 5.5.7	otection a Il data a Ie and PCB thermal data a PowerSSO-36 thermal data a al characteristics a Supply and supply monitoring a Oscillator a Power-on reset (V_S) a Voltage regulator V_1 a Voltage regulator V_2 a Watchdog a	50 52 52 55 55 56 56 56 56 57 58 58 60



		5.5.11	High speed CAN transceiver
		5.5.12	LIN transceiver
		5.5.13	Operational amplifier70
		5.5.14	SPI
		5.5.15	Inputs TxDC and TxDL for Flash Mode73
6	ST SF	יייי וי	
	6.1	SPI com	nmunication flow
		6.1.1	General description
		6.1.2	Operating code definition
		6.1.3	Global Status Register
		6.1.4	Configuration register
		6.1.5	Address mapping
		6.1.6	Write operation
		6.1.7	Format of data shifted out at SDO during Write cycle
		6.1.8	Read operation
		6.1.9	Format of data shifted out at SDO during Read cycle
		6.1.10	Read and Clear Status Operation
		6.1.11	Read device information
	6.2	SPI regi	isters
		6.2.1	Overview command byte
		6.2.2	Overview control register
		6.2.3	Control Register 1
		6.2.4	Control Register 2
		6.2.5	Control Register 3
		6.2.6	Control Register 4
		6.2.7	Control Register 5 101
		6.2.8	Control Register 6
		6.2.9	Control Register 7
		6.2.10	Control Register 8
		6.2.11	Control Register 9 107
		6.2.12	Control Register 10
		6.2.13	Control Register 11
		6.2.14	Control Register 12 109
		6.2.15	Control Register 13 109
		6.2.16	Control Register 14 110
		6.2.17	Control Register 15 111



8	Revi	sion his	tory
	7.2	PowerS	SSO-36 mechanical data 126
	7.1	ECOPA	NCK [®]
7	Pack	-	ormation
		6.2.27	Status Register 5
		6.2.26	Status Register 4
		6.2.25	Status Register 3
		6.2.24	Status Register 2
		6.2.23	Status Register 1
		6.2.22	Global status register
		6.2.21	Overview status register
		6.2.20	Control Register 35 115
		6.2.19	Control Register 34 114
		6.2.18	Control Register 16 112



List of tables

Table 1.	Device summary	1
Table 2.	Pin definitions and functions	11
Table 3.	CAN wake-up signalization	19
Table 4.	Wake up from Standby Modes	20
Table 5.	Functional overview (truth table)	22
Table 6.	Fail-Safe conditions and exit modes	
Table 7.	Persisting fail safe conditions and exit modes	31
Table 8.	PWM configuration for high-side outputs	
Table 9.	Absolute maximum ratings	
Table 10.	ESD protection	
Table 11.	Operating junction temperature	
Table 12.	Temperature warning and thermal shutdown	
Table 13.	Thermal parameter	
Table 14.	Supply and supply monitoring.	
Table 15.	Oscillator	
Table 16.	Power-on reset (V _S)	
Table 17.	Voltage regulator V_1	
Table 18.	Voltage regulator V_2	
Table 19.	Reset output	
Table 20.	Watchdog	
Table 21.	Output (OUT_HS)	
Table 22.	Outputs (OUT14)	
Table 23.	Relay drivers.	
Table 24.	Wake-up inputs	
Table 25.	CAN communication operating range.	
Table 26.	CAN transmit data input: pin TxDC.	
Table 27.	CAN receive data output: pin RxDC	
Table 28.	CAN transmitter and receiver: pins CANH and CANL	
Table 20.	CAN transceiver timing.	
Table 30.	LIN transmit data input: pin TxD	
Table 30. Table 31.	LIN receive data output: pin RxD	
Table 31.	LIN transmitter and receiver: pin LIN	
Table 32.	LIN transceiver timing.	
Table 33.	LIN pull-up: pin LINPU	
Table 34. Table 35.		
Table 35.	Operational amplifier	
Table 36. Table 37.		
	Inputs: CLK, DI	
Table 38.	DI timing	
Table 39.	Output: DO	
Table 40.	DO timing	
Table 41.		
Table 42.	RXDL/NINT, RXDC/NINT timing.	
Table 43.	Inputs: TxDC and TxDL for Flash Mode	
Table 44.	Command Byte	
Table 45.	Operating code definition	
Table 46.	Global status register	
Table 47.	Configuration register	
Table 48.	Address mapping	80



Table 49.	Write command format: command byte	. 80
Table 50.	Write command format: data byte 1	. 81
Table 51.	Write command format: data byte 2	. 81
Table 52.	Format of data shifted out at SDO during write cycle: global status register	
Table 53.	Format of data shifted out at SDO during write cycle: data byte 1	. 81
Table 54.	Format of data shifted out at SDO during write cycle: data byte 2	. 81
Table 55.	Read command format: command byte	. 82
Table 56.	Read command format: data byte 1	. 82
Table 57.	Read command format: data byte 2	. 82
Table 58.	Format of data shifted out at SDO during read cycle: global status register	. 83
Table 59.	Format of data shifted out at SDO during read cycle: data byte 1	
Table 60.	Format of data shifted out at SDO during read cycle: data byte 2	. 83
Table 61.	Read and clear status command format: command byte	. 84
Table 62.	Read and clear status command format: data byte 1	. 84
Table 63.	Read and clear status command format: data byte 2	. 84
Table 64.	Format of data shifted out at SDO during read and clear status: global status register	. 84
Table 65.	Format of data shifted out at SDO during read and clear status: data byte 1	. 84
Table 66.	Format of data shifted out at SDO during read and clear status: data byte 2	. 84
Table 67.	Read device information	. 85
Table 68.	ID-header	. 86
Table 69.	Family identifier.	. 86
Table 70.	Silicon version identifier	. 86
Table 71.	SPI-frame-ID.	. 86
Table 72.	SPI register: command byte	. 87
Table 73.	SPI register: mode selection	. 87
Table 74.	SPI register: CTRL register selection	. 87
Table 75.	SPI register: STAT register selection	
Table 76.	Overview of control register data bytes	
Table 77.	Control register 1: command and data bytes	
Table 78.	Control register 1, data bytes	
Table 79.	Control register 1, bits.	
Table 80.	Control register 2: command and data bytes	
Table 81.	Control register 2, data bytes	
Table 82.	Control register 2, bits.	
Table 83.	Control register 3: command and data bytes	
Table 84.	Control register 3, data bytes	
Table 85.	Control register 3, bits.	. 97
Table 86.	Control register 4: command and data bytes	. 98
Table 87.	Control register 4, data bytes	. 99
Table 88.	Control register 4, bits.	
Table 89.	Control register 5: command and data bytes	
Table 90.	Control register 5, data bytes	
Table 91.	Control register 5, bits.	
Table 92.	Control register 6: command and data bytes	
Table 93.	Control register 6, data bytes	103
Table 94.	Control register 6, bits.	
Table 95.	Control register 7: command and data bytes	105
Table 96.	Control register 7, data bytes	
Table 97.	Control register 7, bits.	
Table 98.	Control register 8: command and data bytes	
Table 99.	Control register 8, data bytes	
Table 100.	Control register 8, bits.	



Table 101.	Control register 9: command and data bytes	107
Table 101.	Control register 9, data bytes	
Table 102.	Control register 9, bits.	
Table 103.	Control register 10: command and data bytes	
Table 104.	Control register 10, data bytes	
Table 106.	Control register 10, bits.	
Table 107.	Control register 11: command and data bytes	
Table 108.	Control register 11, data bytes	
Table 109.	Control register 11, bits	
Table 110.	Control register 12: command and data bytes	
Table 111.	Control register 12, data bytes	
Table 112.	Control register 12, bits.	
Table 113.	Control register 13: command and data bytes	
Table 114.	Control register 13, data bytes	
Table 115.	Control register 13, bits.	
Table 116.	Control register 14: command and data bytes	
Table 117.	Control register 14, data bytes	
Table 118.	Control register 14, bits	
Table 119.	Control register 15: command and data bytes	
Table 120.	Control register 15, data bytes	
Table 121.	Control register 15, bits.	
Table 122.	Control register 16: command and data bytes	
Table 123.	Control register 16, data bytes	112
Table 124.	Control register 16, bits	112
Table 125.	Control register 34: command and data bytes	114
Table 126.	Control register 34, data bytes	114
Table 127.	Control register 34, bits	114
Table 128.	Control register 35: command and data bytes	115
Table 129.	Control register 35, data bytes	115
Table 130.	Control register 35, bits.	115
Table 131.	Overview of status register data bytes	116
Table 132.	Global status register	117
Table 133.	Status register 1: command and data bytes	
Table 134.	Status register 1, data bytes	118
Table 135.	Status register 1, bits	
Table 136.	Status register 2: command and data bytes	
Table 137.	Status register 2, data bytes	
Table 138.	Status register 2, bits	
Table 139.	Status register 3: command and data bytes	
Table 140.	Status register 3, data bytes	
Table 141.	Status register 3, bits	
Table 142.	Status register 4: command and data bytes	
Table 143.	Status register 4, data bytes	
Table 144.	Status register 4, bits	
Table 145.	Status register 5: command and data bytes	
Table 146.	Status register 5, data bytes	
Table 147.	Status register 5, bits	
Table 148.	PowerSSO-36 mechanical data	
Table 149.	Document revision history	
10010 140.		120



List of figures

Figure 1.	Block diagram	10
Figure 2.	Pin connection (top view)	12
Figure 3.	Voltage source with external PNP	14
Figure 4.	Voltage source with external PNP and current limitation	
Figure 5.	Voltage source with external NPN	
Figure 6.	Voltage source with external NPN and current limitation	
Figure 7.	Voltage regulator behaviour and diagnosis during supply voltage ramp-up / ramp-down	
	conditions	17
Figure 8.	Sequence to enter and exit SW Debug Mode	
Figure 9.	Main operating modes	
Figure 10.	Watchdog in normal operating mode (no errors)	
Figure 11.	Watchdog with error conditions	
Figure 12.	Watchdog in FLASH Mode	
Figure 13.	Change watchdog timing within long open window	
Figure 14.	Change watchdog timing within window mode	
Figure 15.	General procedure to change watchdog timing out of Fail safe mode	
Figure 16.	Change watchdog timing out of Fail safe mode (Watchdog failure)	
Figure 17.	Example: exit Fail-Safe mode from Watchdog failure.	
Figure 18.	Master node configuration using LIN_PU (optional)	
-	Transceiver state diagram if selective wake-up is disabled (CR16 SW_EN = 0)	
Figure 19.	\mathbf{s}	
Figure 20.	CAN transceiver state diagram if selective wake-up is enabled (CR16 SW_EN = 1)	
Figure 21.	CAN wake up capabilities.	
Figure 22.	Overvoltage and undervoltage protection and diagnosis	
Figure 23.	Thermal shutdown protection and diagnosis	
Figure 24.	Phase shifted PWM	
Figure 25.	Typical application diagram	
Figure 26.	Thermal data of PowerSSO-36.	
Figure 27.	PowerSSO-36 PC board.	
Figure 28.	PowerSSO-36 thermal resistance junction to ambient vs PCB copper area (V ₁ ON)	
Figure 29.	PowerSSO-36 thermal impedance junction to ambient vs PCB copper area (single pulse	
	with V ₁ ON)	
Figure 30.	PowerSSO-36 thermal fitting model (V ₁ ON)	
Figure 31.	Watchdog timing (long, early, late and safe window)	
Figure 32.	Watchdog early, late and safe windows	
Figure 33.	LIN transmit, receive timing	
Figure 34.	SPI - transfer timing diagram	
Figure 35.	SPI input timing	
Figure 36.	SPI output timing (part 1)	75
Figure 37.	SPI CSN - output timing	
Figure 38.	SPI - CSN low to high transition and global status bit access	76
Figure 39.	Read configuration register	79
Figure 40.	Write configuration register	79
Figure 41.	Format of data shifted out at SDO during write cycle	82
Figure 42.	Format of data shifted out at SDO during read cycle	83
Figure 43.	Format of data shifted out at SDO during read and clear status operation	85
Figure 44.	PowerSSO-36 package dimensions	



1 Block diagram and pin description




Figure 1. Block diagram



Table 2. Pi	n definitions	and functions
-------------	---------------	---------------

Pin	Symbol	Function			
1	AGND	Analog ground			
2	RxDC/NINT	RxDC -> CAN receive data output NINT -> indicates remote CAN wake-up events in Active Mode (transceiver in TRX_STBY; CAN_ACT = 0)			
3	TxDC	CAN transmit data Input			
4	CANH	CAN high level voltage I/O			
5	CANL	CAN low level voltage I/O			
6	N.C.	ТВС			
7	CANSUP	CAN supply input; to allow external CAN supply from V_1 or V_2 regulator.			
8	NRESET	NRESET output to microcontroller; Internal pull-up of typ. 100 K Ω (reset state = LOW)			
9	V1	Voltage regulator 1 output: 5 V supply e.g. micro controller, CAN transceiver			
10	V2	/oltage regulator 2 output: 5 V supply for external loads (IR receiver, botentiometer, sensors) or CAN transceiver. V_2 is protected against reverse supply.			
11	TxDL	IN transmit data input			
12	RxDL/NINT	RxDL -> LIN receive data output NINT -> indicates local/remote wake-up events except CAN wake-up in Activ Mode provides a programmable timer interrupt signal			
13	OP2+	Non inverting input of operational amplifier 2			
14	OP2-	nverting input of operational amplifier 2			
15	OP2_OUT	Output of operational amplifier 2			
16	DI	SPI: serial data input			
17	DO	SPI: serial data output			
18	CLK	SPI: serial clock input			
19	CSN	SPI: chip select not input			
2022	WU13	Wake-up Inputs 13: Input pins for static or cyclic monitoring of external contacts			
23	OP1_OUT	Output of operational amplifier 1			
24	OP1-	Inverting input of operational amplifier 1			
25	OP1+	Non inverting input of operational amplifier 1			
26	OUT4	High side driver output (7Ω, typ)			
27	OUT3/FSO	Configurable as: – High-side driver output (7Ω, typ) – Fail safe output pin (default)			
28	OUT2	High side driver output (7Ω, typ)			
29	OUT1	High side driver output (7Ω, typ)			
30	OUT_HS	High side driver (1 Ω, typ)			



Pin	Symbol	Function		
31	V _S	Power supply voltage		
32	LINPU	High side driver output to switch off LIN master pull up resistor		
33	LIN	LIN bus line		
34	REL1	Low side driver output (2 Ω typ)		
35	REL2	Low side driver output (2 Ω typ)		
36	PGND	Power ground (REL1/2, LIN and CAN GND), to be connected to AGND externally		

Table 2. Pin definitions and functions (continued)




Figure 2. Pin connection (top view)



2 Detailed description

2.1 Voltage regulators

The L99PM72GXP contains two independent and fully protected low drop voltage regulators, which are designed for very fast transient response and do not require electrolytic output capacitors for stability.

The output voltage is stable with ceramic load capacitors \ge 220 nF.

2.1.1 Voltage regulator: V₁

The V₁ voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current and is mainly intended for supply of the system microcontroller. The V₁ regulator is embedded in the power management and Fail_safe functionality of the device and operates according to the selected operating mode.

It can be used to supply the internal HS CAN Transceiver via the CANSUP pin externally. In case of a short circuit condition on the CAN bus, the output current of the transmitter is limited to 100 mA and the transceiver is turned off in order to ensure continued supply of the microcontroller.

In addition the regulator V₁ drives the L99PM72GXP internal 5 V loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors \geq 220 nF.

If the device temperature exceeds the TSD1 threshold, all outputs (OUTx, RELx, V2, LIN) are deactivated except V₁. Hence the micro controller has the possibility for interaction or error logging. In case of exceeding TSD2 threshold (TSD2 > TSD1), also V₁ is deactivated (see *Figure 23: Thermal shutdown protection and diagnosis*). A timer is started and the voltage regulator is deactivated for $t_{TSD} = 1$ sec. During this time, all other wakeup sources (CAN, LIN, WU1...3 and wake up of μ C by timer) are disabled. After 1 sec, the voltage regulator tries to restart automatically. If the restart fails 7 times, within one minute, without clearing and thermal shutdown condition still exists, the L99PM72GXP enters the Forced V_{Bat standby} Mode.

In case of short to GND at "V₁" after initial turn on (V₁ < 2 V for t > t_{V1 short}) the L99PM72GXP enters the Forced V_{Bat_standby} Mode. Reactivation (wake-up) of the device can be achieved with signals from CAN, LIN, WU1..3 or periodic wake by timer.

2.1.2 Voltage regulator: V₂

The voltage regulator V_2 can supply additional 5 V loads (e.g. logic components or the integrated HS CAN transceiver or external loads such as sensors or potentiometers. The maximum continuous load current is 100 mA. The regulator is protected against:

- Overload
- Overtemperature
- Short circuit (short to ground and battery supply voltage)
- Reverse biasing



2.1.3 Increased output current capability for voltage regulator V₂

For applications, which require high output currents, the output current capability of the regulator can be increased my means of the integrated operational amplifiers and an external pass transistor.






Figure 4. Voltage source with external PNP and current limitation




Figure 3 shows a possible configuration with a PNP pass element using Voltage Regulator 2 to provide the voltage reference for the regulated output voltage V3.

The V_S operating range for this circuit is 5.5 V to 18 V. It is important respect the input common mode range specified for the operational amplifiers.

The output voltage V3 can be calculated using the following formula (for R3 = R4):

$$V_3 = \frac{V_2}{2} \cdot \frac{R_1 + R_2}{R_2} [V]$$



The circuit in *Figure 4* provides additional current limitation using an additional PNP transistor and R6, which allows setting the current limit.




Figure 5. Voltage source with external NPN






Figure 5 shows a possible configuration with an NPN pass element using Voltage Regulator 2 to provide the voltage reference for the regulated output voltage V3. This circuit requires fewer components compared to the configuration in *Figure 3* but has a limited V_S operating range (6 V to 18 V).

The output voltage V3 can be calculated using the following formula (for R3 = R4):

$$V_3 = \frac{V_2}{2} \cdot \frac{R_1 + R_2}{R_2} [V]$$

The circuit in *Figure 6* provides additional current limitation using an additional NPN transistor and R5 which allows setting the current limit.



Alternatively, Voltage Regulator 1 can be used to provide the 5 V reference for this topology. However, the additional current consumption through R3 and R4 has to be considered in $V_{1_standby}$ Mode.

2.1.4 Voltage regulator failure

The V_1 and V_2 regulator output voltages are monitored.

In case of a drop below the V₁, V₂ - fail thresholds (V_{1,2} < 2 V, typ for t > 2 μ s), the V_{1,2} -fail bits are latched. The fail bits can be cleared by a dedicated SPI command.

Short to ground detection

If 4 ms after turn on of the regulator the $V_{1,2}$ voltage is below the $V_{1,2}$ fail thresholds, (independent for $V_{1,2}$), the L99PM72GXP identifies a short circuit condition at the related regulator output and the regulator are switched off.

In case of V₁ short to GND failure the device enters V_{Bat_standby} mode automatically. Bits Forced VBAT TSD2/SHTV1 and V_{1 fail} were set.

In case of a V_2 short to GND failure the V_2 short and V_2 fail bit is set.

If the output voltage of the corresponding regulator once exceeded the V_{1,2_fail} thresholds the short to ground detection is disabled. If a short to ground condition occurs the regulator outputs switch of due to Thermal shutdown (V₁ at TSD2; V₂ at TSD1).



2.1.5 Voltage regulator behavior




Figure 7. Voltage regulator behaviour and diagnosis during supply voltage ramp-up / ramp-down conditions

2.2 Operating modes

The L99PM72GXP can be operated in 4 different operating modes:

- Active
- FLASH
- V_{1_standby}
- V_{Bat_standby}

A cyclic monitoring of wake-up inputs and a periodic interrupt / wake-up by timer is available in standby modes.

2.2.1 Active Mode

All functions are available and the device is controlled by the ST SPI Interface.

2.2.2 Flash Mode

To program the system microcontroller via LIN or HS CAN bus signals, the device can be operated in LIN Flash Mode or CAN Flash Mode where the internal watchdog is disabled.



All other device features in Flash Mode are available as in Active Mode.

CAN Transmitter and CAN Receiver are enabled in CAN Flash Mode by default.

A transition from Flash Modes to V_{1 standby} or V_{bat standby} is not possible.

The modes can be entered by applying an external voltage at the respective pin:

- $V_{TxDL} \ge V_{flash}$ (CAN Flash Mode)
- $V_{TxDC} \ge V_{flash}$ (LIN Flash Mode)

At exit from Flash Modes ($V_{TxD} < V_{flash}$) no NRESET pulse is generated and the watchdog starts with a long open window.


Note: Setting both TxDL and TxDC to high voltage levels (> V_{flash}) is not allowed Communication at the respective TxD pin is not possible

2.2.3 SW-Debug Mode

To allow software debugging, the watchdog can be deactivated by setting CR34: WDEN = 0.

Write access to this bit is only possible during CAN Flash Mode in order to prevent accidental deactivation of the watchdog. After setting the WDEN bit the CAN Flash Mode can be left ($V_{TxDL} < V_{Flash}$) and the Watchdog remains deactivated (see *Figure 8*)

In SW-Debug Mode, the full device functionality is available.





2.2.4 V_{1_standby} mode

The transition from Active Mode to V_{1 standby} mode is controlled by SPI.

To supply the micro controller in a low power mode, the voltage regulator 1 (V₁) remains active. In order to reduce the current consumption, the regulator goes in low current mode as soon as the supply current of the microcontroller goes below the I_{CMP} current threshold. At this transition, the L99PM72GXP also deactivates the internal watchdog.

Relay outputs, LIN and CAN Transmitters are switched off in $V_{1_standby}$ Mode. High side outputs and the V_2 regulator remain in the configuration programmed prior to the standby command.



A cyclic supply of external contacts and a synchronized monitoring of the contact state can be activated and configured by SPI.

In $V_{1_standby}$ mode various wake-up sources can be individually programmed. Each wake-up event puts the device into Active Mode and forces the RxDL/NINT pin to a low level indicating the wake-up condition to the microcontroller.

After Power ON Reset (POR) all wake up sources are activated by default except the periodic interrupt / wake timer.

With the interrupt timer the micro controller can be forced from 'stop' to 'run' after a programmable period. The RxDL/NINT pin is forced low after the timer is elapsed. The L99PM72GXP enters active mode and is awaiting a valid watchdog trigger.

Both internal timers can be used for this feature.

The interrupt timer (TINT) at pin RxDL/NINT is only available in V_{1 standby} mode.

Note: Inputs TxDL, TxDC must be at recessive (high) level and CSN must be at high level or at high impedance in order to achieve minimum standby current in V_{1_standby} Mode. Inputs DI and CLK must be at GND or at high impedance to achieve minimum standby current in V_{1_standby} Mode.

2.2.5 Interrupt

The interrupt signal (linked to RxDL/NINT) indicates a wake-up event from V_{1_standby} mode. In case of a wake-up by Wake-up Inputs, activity on LIN or CAN, SPI access or Timer-Interrupt the RxDL/NINT pin is pulled low for $t = t_{interrupt}$.

If the CAN transceiver is deactivated during Active Mode (CAN_ACT = 0), a WUP (SWEN = 0) or a WUF (SWEN = 1) generates an interrupt at RxDC/NINT to signalize CAN communication on the bus to the microcontroller.

In case of a CAN communication timeout an interrupt at RxDC /NINT is generated and the CAN_TO flag is set.

In case of $V_{1_standby}$ mode and $(I_{V1} > I_{CMP})$, the device remains in standby mode, the V_1 regulator switches to high current mode and the watchdog starts. No Interrupt signal is generated.

Operating mode	Event	Wake-up transition to active	Status flag	Interrupt	Transceiver state
Active	WUP or WUF ⁽¹⁾	Not applicable	Wake_CAN WUP or WUP/WUF	RxDC	TRX_STBY
	CAN timeout		CAN_TO	RxDC	TRX_STBY
V _{1_standby}	WUP or WUF ⁽¹⁾	Yes	Wake_CAN WUP or WUP/WUF	RxDL	TRX_STBY
	CAN timeout	No	CAN_TO	RxDC	TRX_STBY

Table 3. CAN wake-up signalization



Operating mode	Event	Wake-up transition to active	Status flag	Interrupt	Transceiver state
V _{bat_standby}	WUP or WUP/WUF ⁽²⁾	Yes	Wake_CAN WUP/WUF	Not applicable	TRX_STBY
	CAN timeout	Transition to TRX_SLEEP	CAN_TO		TRX_SLEEP

Table 3. CAN wake-up signalization (continued)

1. SW_EN = 0:

wake-up according ISO 11898-5 (WUP)
 Flags: Wake_CAN, WUP

SW_EN = 1:

wake-up according ISO 11898-6 (on WUP/WUF combination)
 Flags: Wake_CAN, WUP, WUF (the WUP flag is set only if the received WUF also contained a WUP)

- 2. SW EN = 0:
 - wake-up according ISO 11898-5 (on WUP)
 Flags: Wake_CAN, WUP
 - SW_EN = 1:

 wake-up according ISO 11898-6 (on WUP/WUF combination)
 After the reception of a wake-up pattern (WUP) the CAN Enhanced Voltage Biasing is turned on until a CAN timeout is detected

- Flags: Wake_CAN, WUP, WUF

2.2.6 V_{Bat standby} mode

The transition from Active Mode to V_{Bat standby} mode is initiated by an SPI command.

In $V_{Bat \ standby}$ Mode, the V_1 voltage regulator, relay outputs, LIN and CAN Transmitters are switched off. High side Outputs and the V₂ Regulator remain in the configuration programmed prior to the standby command.

In $V_{Bat_standby}$ mode the current consumption of the L99PM72GXP is reduced to a minimum level.

An NRESET pulse is generated upon wake-up from $V_{bat \ standby}$ Mode.

Inputs TXDL, TXDC and CSN must be terminated to GND in V_{bat_standby} to achieve Note: minimum standby current.

> This can be achieved with the internal ESD protection diodes of the microcontroller (microcontroller is not supplied in this mode; V_1 is pulled to GND).

2.2.7 Wake up from Standby Modes

A wake-up from standby mode switches the device to active mode. This can be initiated by one or more of the following events:

Wake up source	Description
LIN bus activity	Can be disabled by SPI
CAN bus activity	Can be disabled by SPI Selective Wake-up can be configured by SPI
Level change of WU1 - 3	Can be individually configured or disabled by SPI

Table	4	Wake	un	from	Standby	Modes
Iable	÷.	vvanc.	uμ	II UIII	Stanuby	woues



^{20/129}

Wake up source	Description		
$I_{V1} > I_{CMP}$	Device remains in $V_{1_standby}$ mode but watchdog is enabled (If $I_{CMP} = 0$) and the V_1 regulator goes into High Current Mode (Increased Current Consumption). No interrupt is generated.		
Timer Interrupt / Wake up of µC by TIMER	 programmable by SPI V_{1_standby} Mode: device wakes up and Interrupt signal is generated at RxDL/NINT when programmable timeout has elapsed V_{Bat_standby} Mode: device wakes up, V₁ regulator is turned on and NRESET signal is generated when programmable timeout has elapsed 		
SPI Access	Always active (except in V _{Bat_standby} mode) Wake up event: CSN is low and first rising edge on CLK		

Table 4. Wake u	p from Stand	by Modes	(continued)

To prevent the system from a deadlock condition (no wake up possible) a configuration where the periodic timer interrupt and wake up by LIN and HS CAN are disabled, is not allowed. The default configuration is entered for all wake-up sources in case of such an invalid setting.

All wake-up events from $V_{1_standby}$ mode (except $I_{V1} > I_{CMP}$) are indicated to the microcontroller by a low-pulse (duration: 56 µs) at RxDL/NINT or RxDC/NINT (see *Table 3: CAN wake-up signalization*)

Wake-up from $V_{1_standby}$ by SPI Access might be used to check the interrupt service handler.

2.2.8 Wake up inputs

The de-bounced digital inputs WU1...WU3 can be used to wake up the L99PM72GXP from standby modes. These inputs are sensitive to any level transition (positive and negative edge)

For static contact monitoring, a filter time of 64µs is implemented at WU1-3. The filter is started when the input voltage passes the specified threshold.

In addition to the continuous sensing (static contact monitoring) at the wake up inputs, a cyclic sense functionality is implemented. This feature allows periodical activation of the wake-up inputs to read the status of the external contacts. The periodical activation can be linked to Timer 1 or Timer 2 (see Section 2.2.9). The input signal is filtered with a filter time of 16 μ s after a programmable delay (80 μ s or 800 μ s) according to the configured Timer On-time. A wake-up is processed if the status has changed versus the previous cycle.

The Outputs OUT_HS and OUT1-4 can be used to supply the external contacts with the timer setting according to the cyclic monitoring of the wake-up inputs.

If the wake-up inputs are configured for cyclic sense mode the input filter timing and input filter delay (*WUx_filt* in control register 2) must correspond to the setting of the High Side Output which supplies the external contact switches (OUTx in control register 0).

In Standby Mode, the inputs WU1-3 are SPI configurable for pull-up or pull-down current source configuration according to the setup of the external. In active mode the inputs have a pull down resistor.

In Active Mode, the input status can be read by SPI (Status Register 2). Static sense should be configured (Control Register 2) before the read operation is started (In cyclic sense



configuration, the input status is updated according to the cyclic sense timing; therefore, reading the input status in this mode may not reflect the actual status).

2.2.9 Cyclic contact supply

In $V_{1_standby}$ and $V_{Bat_standby}$ modes, any high side driver output (OUT1..4, OUTHS) can be used to periodically supply external contacts.

The timing is selectable by SPI

Timer 1: period is X s. The on-time is 10 ms resp. 20 ms: with $X \in \{1, 2, 3, 4s\}$

Timer 2: period is X ms. The on-time is 100 μ s resp. 1 ms: with X \in {10, 20, 50, 200 ms}

Timer 1 and Timer 2 are re-started with every valid write command to CR3 (CSN low to high transition). The timers start with the off-phase.

2.2.10 Timer interrupt / wake-up of microcontroller by timer

During standby modes the cyclic wake up feature, configured via SPI, allows waking up the μ C after a programmable timeout according to timer1 or timer 2.

From V_{1_standby} mode, the L99PM72GXP wakes up (after the selected timer has elapsed) and sends an interrupt signal (via RxDL/NINT pin) to the μ C. The device enters active mode and the watchdog is started with a long open window. The microcontroller can send the device back into V_{1_standby} after finishing its tasks.

From V_{bat_standby} mode, the L99PM72GXP wakes up (after the selected timer has elapsed), turns on the V₁ regulator and provides an NRESET signal to the μ C. The device enters active mode and the watchdog is started with a long open window. The microcontroller can send the device back into V_{bat_standby} after finishing its tasks.

2.3 Functional overview (truth table)

		Operating modes			
Function	Comments	Active Mode	V _{1_standby} static mode (cyclic sense)	V _{Bat_standby} static mode (cyclic sense)	
Voltage regulator, V_1	VOUT=5V	On	On ⁽¹⁾	Off	
Voltage regulator, V_2	VOUT=5V	On/ Off ⁽²⁾	On ⁽²⁾ / Off	On ⁽²⁾ / Off	
Reset generator		On	On	Off	
Window watchdog	V ₁ monitor	On	$\begin{array}{l} \text{Off (ON: } I_{V1} > I_{CMP} \\ \text{threshold and} \\ I_{CMP} = 0) \end{array}$	Off	
Wake up		Off	Active ⁽³⁾	Active ⁽³⁾	
HS-cyclic supply	Oscillator time base	On / Off	On ⁽²⁾ / Off	On ⁽²⁾ / Off	
Relay driver		On	Off	Off	

Table 5. Functional overview (truth table)

22/129



		Operating modes			
Function	Comments	Active Mode	V _{1_standby} static mode (cyclic sense)	V _{Bat_standby} static mode (cyclic sense)	
Operational amplifiers		On	Off	Off	
LIN	LIN 2.1	On	Off ⁽⁴⁾	Off ⁽⁴⁾	
HS_CAN		On / Off ⁽⁵⁾	Off ⁽⁴⁾	Off ⁽⁴⁾	
FSO (if configured by SPI), active by default	Fail safe output	OUT3/FSO OFF (6)	OUT3/FSO OFF ⁽⁶⁾	OUT3/FSO OFF ⁽⁶⁾	
Oscillator		On	Off ⁽⁷⁾	Off ⁽⁷⁾	
V _S -Monitor		On	(8)	(8)	

Table 5. Functional overview (truth table) (continued)

1. Supply the processor in low current mode.

2. Only active when selected via SPI.

- 3. Unless disabled by SPI
- The bus state is internally stored when going to standby mode. A change of bus state leads to a wake-up after exceeding of internal filter time (if wake-up by LIN or CAN is not disabled by SPI). Selective Wake functionality if enabled by SPI
- 5. After power-on, the HS CAN transceiver is in 'CAN Trx Standby' Mode. It is activated by SPI command (CAN_ACT = 1)
- 6. ON in Failsafe Condition: If Standby mode is entered with active Fail Safe mode, the output remains ON in Standby mode.
- 7. ON, if cyclic sense is enabled.
- 8. Cyclic activation = pulsed ON during cyclic sense






Figure 9. Main operating modes

2.4 Configurable window watchdog

During normal operation, the watchdog monitors the micro controller within a programmable trigger cycle: (10 ms, 50 ms, 100 ms, 200 ms)

In V_{Bat_standby} and Flash program modes, the watchdog circuit is automatically disabled. In V_{1_standby} mode a wake up by timer is programmable in order to wake up the μ C (see Section 2.2.10). After wake-up, the Watchdog starts with a long open window. After serving the watchdog, the microcontroller may send the device back to V_{1_standby} mode.

After power-on or Standby mode, the watchdog is started with a long open window (65 ms nominal). The long open window allows the micro controller to run its own setup and then to trigger the watchdog via the SPI. The trigger is processed when the CSN input becomes HIGH after the transmission of the SPI word.

Writing '1' to the watchdog trigger bit terminates the long open window and start the window watchdog (the timing is programmable by SPI). Subsequently, the micro controller has to




serve the watchdog by alternating the watchdog trigger bit within the safe trigger area (refer to *Figure 32*).

A correct watchdog trigger signal immediately starts the next cycle.

After 8 watchdog failures in sequence, the V₁ regulator is switched off for 200 ms. If subsequently, 7 additional watchdog failures occur, the V₁ regulator is completely turned off and the device goes into V_{Bat standby} mode until a wakeup occurs.

In case of a Watchdog failure, the outputs (RELx, OUTx, V2) are switched off and the device enters Fail_safe mode (i. e. all control registers are set to default values except the 'OUT3 control bit').

The following diagrams illustrate the Watchdog behavior of the L99PM72GXP. The diagrams are split into 3 parts. First diagram shows the functional behavior of the watchdog without any error. The second diagram covers the behavior covering all the error conditions, which can affect the watchdog behavior. Third diagram shows the transition in and out of FLASH mode. All 3 diagrams can be overlapped to get all the possible state transitions under all circumstances. For a better readability, they were split in normal operating, operating with errors and flash mode.











Figure 11. Watchdog with error conditions

Figure 12. Watchdog in FLASH Mode



2.4.1 Change watchdog timing

There are 4 programmable Watchdog timings available, which represent the nominal trigger time in window mode. To change the watchdog timing, a new timing has to be written by SPI. The new timing gets active with the next valid watchdog trigger. The following figures illustrate the sequence, which is recommended to use, changing the timing within long open window and within window mode.







Figure 13. Change watchdog timing within long open window

Figure 14. Change watchdog timing within window mode



If the device is in Fail_safe mode, the Control Registers are locked for writing. To change the watchdog timing out of Fail_safe mode, first the Fail_safe condition must be solved, respective confirmed from the microcontroller. Afterwards the new watchdog timing can be programmed using the sequence from *Figure 15*. Since the actions to remove, a Fail_safe condition can differ from the root cause of the fail safe the following diagram shows the general procedure how to change the watchdog timing out of Fail_safe mode. *Figure 16* shows the procedure to change watchdog timing with a previous watchdog failure, since this is a special Fail_safe scenario.







Figure 15. General procedure to change watchdog timing out of Fail safe mode

Figure 16. Change watchdog timing out of Fail safe mode (Watchdog failure)



2.5 Fail Safe Mode

2.5.1 Single failures

L99PM72GXP enters Fail Safe Mode in case of:

- Watchdog failure
- V₁ turn on failure
 - V_1 short ($V_1 < V_1$ fail for t > t_{V1short})
- V₁ undervoltage (V₁ < V_{RTH} for t > t_{UV1})
- Thermal Shutdown TSD2
- SPI failure
 - DI stuck to GND or V_{CC} (SPI frame = '00 00 00' or 'FF FF FF')



The Fail Safe functionality is also available in $V_{1_standby}$ Mode. During $V_{1_standby}$ Mode the Fail Safe Mode is entered in the following cases:

- V_1 undervoltage ($V_1 < V_{RTH}$ for t > t_{UV1})
- Watchdog failure (if watchdog still running due to I_{V1} > I_{CMP})
- Thermal shutdown TSD2

In Fail Safe Mode the L99PM72GXP returns to a default. The Fail Safe condition is indicated to the remaining system in the Global Status Register. The conditions during Fails Safe Mode are:

- All outputs are turned off
 - All Control Registers are set to default values (except OUT3/FSO configuration)
 - This includes the programmed wake-up-frame. Therefore it is mandatory to reprogram the wake-up-frame before entering the selective wake-up mode after a Fail_safe event^(a)
- Write operations to Control Registers are blocked until the Fail Safe condition is cleared (see *Table 6*)
- LIN and HS CAN transmitter, operational amplifiers and SPI remain on
- Corresponding Failure Bits in Status Registers are set.
- FSO Bit (Bit 0 Global Status Register) is set
- OUT3/FSO is activated if configured as Fail Safe Output

If OUT3 is configured as FSO, the internal Fail-Safe Mode can be monitored at OUT3 (High side driver is turned on in Fail-safe Mode). Self-protection features for OUT3 when configured as FSO are active (See Section 3.3: High side driver outputs)

OUT3 is configured as Fail Safe Output by default. It can be configured to normal high side driver operation by SPI. It this case, the configuration remains until V_S Power On.

If the Fail Safe Mode was entered it keeps active until the Fail safe condition is removed and the Fail Safe was read by SPI. Depending on the root cause of the Fail Safe operation, the actions to exit Fail safe Mode are as shown in the following table.

Failure source	Failure condition	Diagnosis	Exit from Fail_safe Mode
μC (oscillator)	Watchdog early write failure or expired window	Fail_safe = 1; WD _{fail} = n + 1	TRIG = 1 during LOWi and read Fail_safe bit
V	Short at turn-on	Fail_safe = 1; Forced_Sleep_TSD2_SHTV1 = 1	Read & Clear SR3 after wake
V ₁	Undervoltage	Fail_safe = 1; $V_{1_{fail}} = 1^{(1)}$	V1 > V _{RTH} Read Fail_safe bit

Table 6. Fail-Safe conditions and exit modes

a. Even though it is still possible after a Fail_safe event to enter the selective-wake-up mode, the device wakes only up with the default values of the configuration register (see Section 6.2.2: Overview control register).




Table 0. I all-Sale conditions and exit modes (continued)					
Failure source	Failure condition	Diagnosis	Exit from Fail_safe Mode		
Temperature	T _j > TSD2	Fail_safe = 1; TW = 1; TSD1 = 1; TSD2 = 1	T _j < TSD2 Read & Clear SR3		
SPI	DI short to GND or V _{CC}	Fail_safe = 1	Valid SPI command		

Table 6. Fail-Safe conditions and exit modes (continued)

1.

If V₁ < V₁ $_{Fail}$ (for t > t_{v1fail}) The Fail_safe Bit is located in the Global Status Register (Bit 0)

Figure 17. Example: exit Fail-Safe mode from Watchdog failure



Multiple failures – entering forced V_{Bat_standby} Mode 2.5.2

If the Fail-Safe condition persists and all attempts to return to normal system operation fail, the L99PM72GXP enters the Forced $V_{bat_standby}$ Mode in order to prevent damage to the system. The Forced $V_{bat_standby}$ Mode can be terminated by any regular wake-up event. The root cause of the Forced V_{bat_standby} is indicated in the SPI Status Registers

The forced V_{bat_standby} Mode is entered in case of:

- Multiple watchdog failures: forced sleep WD = 1 (15 x watchdog failure)
- Multiple thermal shutdown 2: forced sleep TSD2/SHTV1 = 1 (7 x TSD2)
- V_1 short at turn-on: forced sleep TSD2/SHTV1 = 1 ($V_1 < V_1$ Fail for t > t_{v1fail})



Table 7.1 croisting fail sale conditions and exit modes					
Failure source	Failure condition	Diagnosis	Exit from Fail_safe Mode		
μC (oscillator)	15 consecutive watchdog failures	Fail_safe = 1; Forced_Sleep_WD = 1	Wake-up TRIG = 1 during LOWi Read & Clear SR3		
V ₁	short at turn-on	Fail_safe = 1; Forced_Sleep_TSD2_SHTV1 = 1	Read & Clear SR3 after wake-up		
Temperature	7 times TSD2	Fail_safe = 1; TW = 1; TSD1 = 1; TSD2 = 1; Forced_Sleep_TSD2_SHTV1=1	Read & Clear SR3 after wake-up		

 Table 7. Persisting fail safe conditions and exit modes

2.6 Reset output (NRESET)

If V₁ is turned on and the voltage exceeds the V₁ reset threshold, the reset output "NRESET" is pulled up by internal pull up resistor to V₁ voltage after a reset delay time (t_{rd}). This is necessary for a defined start of the micro controller when the application is switched on. Since the NRESET output is realized as an open drain output it is also possible to connect an external NRESET open drain NRESET source to the output. As soon as the NRESET is released by the L99PM72 the Watchdog timing starts with a long open window.

A reset pulse is generated in case of:

- V₁ drops below V_{RTH} (configurable by SPI) for t > t_{UV1}
- watchdog failure
- turn-on of the V₁ regulator (V_S power-on or wake-up from V_{bat standby} mode)

2.7 Operational amplifiers

The operational amplifiers are especially designed to be used for sensing and amplifying the voltage drop across ground connected shunt resistors. Therefore the input common mode range includes -0.2 V to 3V.

The operational amplifiers are designed for -0.2 V to 3 V input voltage swing and rail-to-rail output voltage range.

All pins (positive, negative and outputs) are available to be able to operate in non-inverting and inverting mode. Both operational amplifiers are on-chip compensated for stability over the whole operating range within the defined load impedance.

The Operational Amplifiers may also be used to setup an additional high current voltage source with an external pass element. Refer to Section 2.1.3 for a detailed description.



2.8 LIN Bus Interface

Features:

- Speed communication up to 20kbit/s.
- LIN 2.1 compliant (SAEJ2602 compatible) transceiver.
- GND disconnection fail safe at module level.
- Off mode: does not disturb network.
- GND shift operation at system level.
- Micro controller Interface with CMOS compatible I/O pins.
- Internal Pull-up resistor
- Internal High Side Switch to disconnect Master Pull-up resistor in case of short circuit of bus signal ^(b)
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay

In order to further reduce the current consumption in standby mode, the integrated LIN bus interface offers an ultra low current consumption.

2.8.1 Error handling

The L99PM72GXP provides the following three error handling features which are not described in the LIN Spec. V2.1, but are realized in different stand alone LIN transceivers / micro controllers to switch the application back to normal operation mode.

At $V_S > V_{POR}$ (i.e. V_S power-on reset threshold), the LIN transceiver is enabled.

The LIN transmitter is disabled in case of the following errors:

- Dominant TxDL time out
- LIN permanent recessive
- Thermal Shutdown 1
- V_S Over- / Undervoltage

The LIN receiver is not disabled in case of any failure condition.

Dominant TxDL time out

If TXDL is in dominant state (low) for more than 12 ms (typ) the transmitter is disabled, the status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared. This feature can be disabled via SPI.

Permanent recessive

If TXDL changes to dominant (low) state but RXDL signal does not follow within 40 μ s the transmitter is disabled, the status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

b. Use of the Master Pull-up switch is optional.

Permanent dominant

If the bus state is dominant (low) for more than 12 ms a permanent dominant status is detected. The status bit is latched and can be read and optionally cleared by SPI. The transmitter is not disabled.

2.8.2 Wake up (from LIN)

In standby mode the L99PM72GXP can receive a wake up from LIN bus. For the wake up feature the L99PM72GXP logic differentiates two different conditions.

Normal wake up

Normal wake up can occur when the LIN transceiver was set in standby mode while LIN was in recessive (high) state. A dominant level at LIN for t_{linbus} , switches the L99PM72GXP to active mode.

Wake up from short to GND condition

If the LIN transceiver was set in standby mode while LIN was in dominant (low) state, recessive level at LIN for t_{linbus} , switchs the L99PM72GXP to active mode.

Note: A wake up caused by a message on the bus starts the voltage regulator and the microcontroller to switch the application back to normal operation mode.

2.8.3 LIN Pull-Up

The master node pull-up resistor (1 k Ω) can be connected to V_S using the internal LIN_PU high side switch. This high side switch can be controlled by SPI in order to allow disconnection of the pull-up resistor in case of LIN bus short to GND conditions.




Figure 18. Master node configuration using LIN_PU (optional)



LIN_PU high side driver characteristics:

- Activated by default and can be turned off by SPI Command (CR4)
- remains active in standby modes
- Switch off only in case of over-temperature (TSD2 = thermal shut down #2)
- no over current protection.
- Typical R_{DS(on)}, 10 Ω

2.9 High speed CAN bus transceiver

General requirements:

- Communication Speed up to 1Mbit/s.
- ISO 11898-2 and ISO 11898-5 compliant
- Selective wake-up functionality according to ISO 11898-6
- Non-selective wake-up functionality according to ISO 11898-5
- SAE J2284 compliant
- Function range from -27 V to 40 V DC at CAN pins.
- GND disconnection fail safe at module level.
- GND shift operation at system level.
- Microcontroller Interface with CMOS compatible I/O pins.
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay
- Receive-only mode available

For further reducing the current consumption in standby mode, the integrated CAN bus interface offers an ultra-low current consumption.



2.9.1 CAN transceiver operating modes




Figure 19. Transceiver state diagram if selective wake-up is disabled (CR16 SW_EN = 0)






Figure 20. CAN transceiver state diagram if selective wake-up is enabled (CR16 SW EN = 1)

TRX Normal Mode

Full functionality of the CAN-Transceiver is available (transmitter and receiver) and the bus biasing is enabled.

State transitions from 'TRX Normal' mode to ' $V_{Bat_standby}$ ' and ' $V_{1_standby}$ ' are possible. No interrupt is generated in this mode.

CAN TRX_STBY Mode

The CAN-Transmitter is disabled in this mode and the RxDC-pin is kept at high ('recessive') level.

If selective wake-up is enabled (SW_EN=1), the receiver, CAN biasing and the reference oscillator are active. Once a wake up frame (WUF) is detected by the internal CAN frame detection logic, this wake-up event is indicated to the micro-controller by an interrupt signal (see Section 2.2.5: Interrupt for more details). A wake-up pattern (WUP) is not required and does not count as a frame error.

Since a further CAN-timeout cannot be indicated, if the CAN_TO bit has already been set, it is recommended to clear this bit before entering $V_{1 \ standby}$ Mode.

If selective wake-up is disabled (SW_EN = 0), the CAN-Receiver is capable to detect a wake-up pattern (WUP). In $V_{1_standby}$ Mode and Active Mode, a WUP is indicated to the micro-controller by an interrupt signal (see Section 2.2.5: Interrupt for more details). In this



mode (SW_EN = 0) the automatic voltage biasing is disabled and the transceiver biasing works according to ISO 11898-5.

There is no automatic state transition into TRX Normal Mode in case of a detected CAN wake-up (WUF or WUP). After serving the interrupt the micro controller can initiate a state transition into TRX Normal Mode by setting the SPI bit CAN_ACT to '1'.

TRX_SLEEP (SW_EN=1)

The CAN and LIN Transceivers are disabled. The CAN selective wakeup reference oscillator is off, while the receiver is in low power mode.

After the detection of CAN communication (WUP), the transceiver enters 'PN_TRX_selective_sleep' mode, starts the oscillator and decodes the CAN frame.

'TRX_SLEEP' mode is entered automatically after a CAN communication timeout.

PN TRX Selective Sleep (SW_EN=1)

In this mode the CAN frame detection logic is enabled (receiver and reference oscillator enabled). In case of receiving a wake up frame (WUF) a state transition to 'CAN TRX_STBY' is done. After the biasing has been switched on, not more than four CAN frames are ignored before a wake-up frame is recognized and the device wakes up.

If there is no CAN communication and the CAN bus is recessive for longer than $t_{silence}$, an automatic state transition to 'TRX_SLEEP' is done.

In case of a Frame-Detect-Error (SR4, FDERR=1), an automatic wake up is performed and the selective wakeup feature is disabled (SW_EN=0).

Oscillator monitoring

While selective wake-up is enabled, a timer is started with each recessive to dominant edge.

If after the expiration of 300 µs on this timer less than 6 recessive bits are counted, an oscillator fail is detected and the osc_mon bit is set to '1'. Subsequently the device enters wake-up mode according to ISO11898-5 (wake-up pattern wake-up).

2.9.2 Sequence for enabling selective wakeup

After power-on reset the selective wakeup feature is disabled.

The Configuration Registers 7 to 15 have to be read and verified by the microcontroller in order to ensure a valid configuration. A read operation to Registers 7 to 15 is required to allow enabling the selective wake-up feature (set SW_EN=1).

A valid read operation is indicated by the SW_RDxx bits in SR 4. The SW_RDxx bits are reset to 0 with every WRITE operation.

When all SW_RD bits are set, the SW_EN bit in CR 16 can be set to enable the Selective Wakeup function. In case the SYSERROR bit in SR 4 is set while Selective Wakeup is enabled, the Selective Wakeup is automatically disabled. In case SYSERROR is set, enabling the Selective Wakeup function is prohibited.

2.9.3 CAN error handling

The L99PM72GXP provides the following four error handling features.



After power-on reset ($V_S > V_{POR}$) the CAN transceiver is disabled. The transceiver is enabled by setting the CAN_ACT bit in Control Register 4.

The CAN transmitter is disabled automatically in case of the following errors:

- Dominant TxDC time out
- CAN permanent recessive
- RxDC permanent recessive
- Thermal shutdown 1

The CAN receiver is not disabled in case of any failure condition.

Dominant TxDC time out

If TXDC is in dominant state (low) for $t > t_{dom(TxD)}$ the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN permanent recessive

If TXDC changes to dominant (low) state but CAN bus does not follow for 4 times, the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN permanent dominant

If the bus state is dominant (low) for $t > t_{CAN}$ a permanent dominant status is detected. The status bit is latched and can be read and optionally cleared by SPI. The transmitter is not disabled.

RXDC permanent recessive

If RXDC pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication. Therefore, if RXDC does not follow TXDC for 4 times the transmitter is disabled. The status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

2.9.4 Wake up by CAN

The L99PM72GXP supports 2 wakeup modes. The selective wakeup according to ISO 11898-6 or the wakeup by any bus activity according to ISO 11898-2/-5. The wake up behavior can be configured by SPI (see *Chapter 6: ST SPI*).

Wake up by CAN pattern (WUP)

The default setting for the wake up behavior after power-on reset is the wake up by regular communication on the CAN bus. When the CAN transceiver is in a Standby Mode (CAN TRX_STBY or TRX_SLEEP) the device can be woken up by sending two consecutive dominant bits separated by a recessive bit.


Normal pattern wake up can occur when CAN pattern wake up option is enabled and the CAN transceiver was set in Standby Mode (CAN TRX_STBY or TRX_SLEEP) while CAN



bus was in recessive (high) state or dominant (low) state. In order to wake up the L99PM72GXP, the following criteria must be fulfilled:

- The CAN interface wake-up receiver must receive a series of two consecutive valid dominant pulses, each of which must be longer than t_{filter}
- The distance between 2 pulses must be longer than t_{filter}
- The two pulses must occur within a time frame of 1.0 ms

Note: A wake up caused by a message on the bus starts the voltage regulator and the microcontroller to switch the application back to normal operation mode.





Note: Pictures above illustrate the wake up behaviour from V_{1_standby} Mode. For wake up from V_{Bat_standby} Mode the NRESET signal (with 2 ms timing) is generated instead of the RXDL(Interrupt) signal.

Wakeup by CAN Frame (WUF)

Wake from CAN TRX_STBY

If the CAN transceiver is in STBY the CAN frame detection logic is active.

In case of a valid wake up frame the Interrupt on pin RxDC is generated and the WUF flag for wake up identification is set. There is no automatic state transition from CAN Transceiver point of view. After serving the interrupt the micro can bring the CAN Transceiver into TRX_NORMAL by setting CAN_ACT = 1 (CR 4).

Wake up from TRX_SLEEP

If the CAN Transceiver is in TRX_SLEEP mode the CAN frame detection logic is disabled. The wake up can be done in two steps. To enable the CAN frame detection logic a wake up



pattern must be sent on the bus. With the detection of the wake up pattern an automatic state transition to 'PN_TRX_Selective_Sleep' state is done. WUP flag is set.

In 'PN_TRX_Selective_Sleep' the CAN frame detection logic is enabled. If a valid wake up frame is detected a state transition to TRX_STBY is done, the WUF flag is set and the micro is powered up. The remote transition request bit is ignored in wake-up frames. Also masking of the data length code (DLC) bits is not supported.

After expiration of the frame error counter (FEC), a wake up is performed and the selective wakeup feature is disabled.

The frame-error-counter (FEC) is cleared after each expiration of the time t_{silence} whenever the frame detection logic is enabled.

2.9.5 CAN receive only mode

With the CAN_rec_only bit in Control register 4 it is possible to disable the CAN Transmitter in active mode. In this mode it is possible to listen to the bus but not sending to it. The Receiver termination network is still activated in this mode.

2.9.6 CAN looping mode

If the CAN_Loop_en bit in Control register 4 is set the TxDC input is mapped directly to the RxDC pin. This mode can be used in combination with the CAN Receive only mode, to run diagnosis for the CAN protocol handler of the micro controller.

2.10 Serial Peripheral Interface (ST SPI Standard 3.0)

A 24 bit SPI is used for bi-directional communication with the micro controller.

During active mode, the SPI

- triggers the watchdog
- controls the modes and status of all L99PM72GXP modules (incl. input and output drivers)
- provides driver output diagnostic
- provide L99PM72GXP diagnostic (incl. over temperature warning, L99PM72GXP operation status)

The SPI can be driven by a micro controller with its SPI peripheral running in following mode: CPOL = 0 and CPHA = 0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to micro controller with a built-in SPI. Only three CMOS-compatible output pins and one input pin are needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO pin reflects the global error flag (fault condition) of the device.

Chip Select Not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal activates the output driver and a



Note:

serial communication can be started. The state during CSN = 0 is called a communication frame.

If CSN = low for t > $t_{CSNfail}$ the DO output is switched to high impedance in order to not block the signal line for other SPI nodes.

Serial Data In (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI are sampled at the rising edge of the CLK signal and shifted into an internal 24 bit shift register. At the rising edge of the CSN signal the contents of the shift register is transferred to Data Input Register. The writing to the selected Data Input Register is only enabled if exactly 24 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and goes from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin transfers the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK shifts the next bit out.

Serial Clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal. The SPI can be driven with a CLK Frequency up to 1 MHz.



3 Protection and diagnosis

3.1 **Power supply fail**

Overvoltage and undervoltage detection on V_S

3.1.1 V_S overvoltage

If the supply voltage V_S reaches the over voltage threshold (V_{SOV}):

- Outputs OUTx, RELx and LIN are switched to high impedance state (load protection). CAN is not disabled. Recovery of outputs when the overvoltage condition disappears is depending on the setting of VLOCK_OUT_EN bit in Control Register 4.
 - VLOCK_OUT_EN = 1: Outputs are off until read and clear SR3.
 - VLOCK_OUT_EN = 0: Outputs switch automatically on when overvoltage condition disappears.
- The over voltage bit is set and can be cleared with a 'Read and Clear' command. The
 overvoltage bit is removed automatically if VLOCK_OUT_EN = 0 and the overvoltage
 condition disappears.
- Outputs REL1,2 can be excluded from a shutdown in case of overvoltage by SPI (LS_OV/UV_shutdown_en in CR4)

3.1.2 V_S undervoltage

If the supply voltage V_S drops below the under voltage threshold voltage (V_{SUV})

- Outputs OUTx, RELx and LIN are switched to high impedance state (load protection). CAN is not disabled. Recovery of outputs when the undervoltage condition disappears is depending on the setting of VLOCK_OUT_EN bit.
 - VLOCK_OUT_EN = 1: Outputs are off until read and clear SR3.
 - VLOCK_OUT_EN = 0: Outputs switch on automatically when undervoltage condition disappears.
- The undervoltage bit is set and can be cleared with a 'Read and Clear' command. The undervoltage bit is removed automatically if VLOCK_OUT_EN = 0 and the undervoltage condition disappears
- Outputs REL1,2 can be excluded from a shutdown in case of undervoltage by SPI (LS_OV/UV_shutdown_en in CR4)






Figure 22. Overvoltage and undervoltage protection and diagnosis



3.2 Temperature warning and thermal shut-down




Figure 23. Thermal shutdown protection and diagnosis

Note: The Thermal State machine recovers the same state were it was before entering Standby Mode. In case of a TSD2 it enters TSD1 state.

44/129



3.3 High side driver outputs

The component provides a total of 4 high side outputs Out1...4, (7 Ω typ. at 25°C) to drive e.g. LED's or hall sensors and 1 high side output OUT_HS with 1 Ω typ. at 25°C).

- The high side outputs switch off in case of:
- V_S overvoltage and undervoltage
- Overcurrent
- Overtemperature (TSD1) with pre warning^(c)

In case of overcurrent or overtemperature (TSD1) condition, the drivers switch off. The according status bit is latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared.

In case overvoltage or undervoltage condition, the drivers are switched off. The according status bit is latched and can be read and optionally cleared by SPI. If the VLOCK_OUT_EN bit (Control Register 4) is set to '1' the drivers remain off until the status is cleared. If the VLOCK_OUT_EN bit is set to '0' the drivers switch on automatically if the error condition disappears.

In case of open load condition, the according status register is latched. The status can be read and optionally cleared by SPI. The High sides are not switched off.

For OUT_HS the auto recovery feature (OUTHS_rec_en bit Control Register 4) can be enabled. If this bit is set to '1' the driver automatically restarts from a overload condition. This overload recovery feature is intended for loads which have an initial current higher than the over current limit of the output (e.g. Inrush current of cold light bulbs). During auto recovery mode the over current status bit can not be read from SPI.

The device itself cannot distinguish between a real overload and a non linear load like a light bulb. A real overload condition can only be qualified by time. As an example, the micro controller can switch on light bulbs by setting the over current recovery bit for the first 50 ms. After clearing the recovery bit, the output is automatically disabled if the overload condition still exists.

In case of a fail safe condition, the high side drivers are switched off. The control bits are set to default values. (except OUT3/FSO if it is used as a High Side Driver Output)

Note: The maximum voltage and current applied to the High Side Outputs is specified in 2.1 'Absolute Maximum Ratings'. Appropriate external protection may be required in order to respect these limits under application conditions.

Each high side driver can be driven whether with a PWM signal or with a internal Timer (see *Table 8*).

For more details please refer to Section 6.2.3: Control Register 1

High side output	PWM channel	Internal timer			
OUT1	PWM 1	Timer 1			
OUT2	PWM 2	Timer 2			

Table 8. PWM configuration for high-side outputs

c. Except OUT3 when configured as FSO



High side output	PWM channel	Internal timer			
OUT3	PWM 3 -				
OUT4	PWM 4	Timer 2			
OUTHS	PWM 3 / PWM 4	Timer 1 / Timer 2			

 Table 8. PWM configuration for high-side outputs (continued)

The PWM 1/3 channels start a PWM period with the ON phase, while the PWM 2/4 channels start with the OFF phase. In this way it is possible to use the 4 PWM channels in a phase shifted way. The picture below shows this feature with a duty cycle of 25% for both PWM channels.




Figure 24. Phase shifted PWM

3.4 Low side driver outputs REL1, REL2

The outputs REL1, REL2 (R_{DSon} = 2 Ω typ. @25 °C) are specially designed to drive relay loads.

The outputs provide an active output zener clamping (45 V typ.) feature for the demagnetization of the relay coil, even though a load dump condition exists.

For Fail_safe reasons the relay drivers are linked with the fail safe operation: In case of entering the Fail Safe Mode, the relay drivers switch off and the SPI control bits are set to default (i.e. driver is off).

The low side drivers switch off in case of:

- V_S overvoltage and undervoltage
- Overcurrent
- Overtemperature with pre warning



In case of overload or overtemperature (TSD1) condition, the drivers switch off. The according status bit is latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared.

In case V_S overvoltage or undervoltage condition, the drivers are switched off. The according status bit is latched and can be read and optionally cleared by SPI. If the VLOCK_OUT_EN bit (Control Register 4) is set to '1' the drivers remain off until the status is cleared. If the VLOCK_OUT_EN bit is set to '0' the drivers are switched on automatically if the error condition disappears.

With the LS_OV/UV_shutdown_en bit (Control Register 4) the drivers can be excluded from a switch off in case of V_S overvoltage or undervoltage. If the bit is set to '1' the driver switches off, otherwise the drivers remain on.


3.5 SPI diagnosis

Digital diagnosis features are provided by SPI (for details please refer to Section 6.2: SPI registers)

- V₁ reset threshold programmable
- Overtemperature including. pre warning
- Open load separately for each output stage except REL1/REL2
- Overload status separately for each output stage
- V_S-supply overvoltage/undervoltage
- V_1 and V_2 fail bit
- V₂ output short to GND
- Status of the WU1...3
- Wake-up sources (CAN, LIN, SPI, Timer, WU1...3)
- Chip reset bit (start from power-on reset)
- Number of unsuccessful V₁ restarts after thermal shutdown
- Number of sequential watchdog failures
- LIN diagnosis (permanent recessive/dominant, dominant TxD)
- CAN diagnosis (permanent recessive/dominant, dominant TxD, recessive RXD)
- Device State (wake-up from V_{1 standby} or V_{bat standby})
- Forced V_{bat_standby} after WD-fail, forced V_{bat_standby} after overtemperature
- Watchdog timer state (diagnosis of watchdog)
- Failsafe status
- SPI communication error
- Diagnosis of selective wake functionality according to ISO 11898-6



Typical application 4





In case a LIN/CAN conformance test has to be executed on the device, some capacitances have to be 1. placed on the Fixed-Function-Unit pins:

- 22 nF (low ESR and close to the pin) for all power outputs (OUT_HS, OUT1 ... 4, REL1 and REL2) and also for the wake-up inputs, if they go out of the PCB. - 47 μ F and a 100 nF low ESR capacitance (close to the pin) at the power supply V_S.



5 Electrical specifications

5.1 Absolute maximum ratings

All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit.

Loss of ground or ground shift with externally grounded loads: ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.

Symbol	Parameter / Test condition	Value [DC Voltage]	Unit		
V _S	DC supply voltage / "jump start"	-0.3 to +28	V		
۷S	Load dump	-0.3 to +40	V		
V ₁ stabilized supply voltage, logic supply		-0.3 to $(V_1 + 0.3) - V_1 < V_S$	V		
V ₂	stabilized supply voltage	-0.3 to +28	V		
V _{DI} , V _{CLK} , V _{DO} , V _{RXDL} , V _{NRESET} , V _{RXDC} , V _{CSN}	Logic input / output voltage range	-0.3 to V ₁ + 0.3	V		
V_{TXDC}, V_{TXDL}	Multi Level Inputs	-0.3 to V _S + 0.3	V		
V _{REL1} , V _{REL2}	Low side output voltage range	-0.3 to +40	V		
V _{OUT14} , V _{OUT_HS}	High side output voltage range	-0.3 to V _S + 0.3	V		
V _{WU13}	Wake up input voltage range	-0.3 to V _S + 0.3	V		
V _{OP1P} , V _{OP1M} , V _{OP2P} , V _{OP2M,}	Opamp1 input voltage range Opamp2 input voltage range	-0.3 to V ₁ + 0.3	V		
V _{opout1} , V _{opout2}	Analog output voltage range	-0.3 to V _S + 0.3	V		
V_{LIN}, V_{LINPU}	LIN bus I/O voltage range	-20 to +40	V		
I _{Input}	Current injection into V _S related input pins	20	mA		
Iout_inj Current injection into V _S related outputs		20	mA		
V _{CANSUP}	CAN supply	-0.3 to +5.25	V		
V _{CANH} ,V _{CANL}	CAN bus I/O voltage range	-27 to +40	V		
V _{Pin6}	Not connected	-0.3 to V _S + 0.3	V		

Table 9. Absolute maximum ratings



5.2 ESD protection

Parameter	Value	Unit			
All pins ⁽¹⁾	+/-2	kV			
All output pins ⁽²⁾	+/-4	kV			
LIN	+/-8 ⁽²⁾ +/-10 ⁽³⁾ +/-6 ⁽⁴⁾	kV			
CAN_H, CAN_L	+/-8 ⁽²⁾ +/-6 ⁽⁴⁾	kV			
All pins ⁽⁵⁾	+/-500	V			
Corner pins (5)	+/-750	V			
All pins ⁽⁶⁾	+/-200	V			
	17 200				

Table 10. ESD protection

1. HBM (Human Body Model, C = 100 pF, R = 1.5 k Ω) according to MIL 883C, Method 3015.7 or EIA/JESD22A114-A.

2. HBM with all none zapped pins grounded.

- 3. Indirect ESD test according to IEC 61000-4-2 (C = 150 pF, R = 330 Ω) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.1, 2009-12-02).
- 4. Direct ESD test according to IEC 61000-4-2 (C = 150pF, R = 330 Ω) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.1, 2009-12-02).
- 5. Charged device model.
- 6. Machine model: C = 200 pF; R = 0 Ω

5.3 Thermal data

Table 11. Operating junction temperature

Symbol	Parameter	Value	Unit
Тj	Operating junction temperature	-40 to 150	°C
R _{thj_amb}	Thermal resistance junction ambient	See Figure 29	K/W

Symbol	Parameter		Min.	Тур.	Max.	Unit
T _{W_ON}	Thermal over temperature warning threshold	T _j ⁽¹⁾	120	130	140	°C
T _{SD1_OFF}	Thermal shut-down junction temperature 1	T _j ⁽¹⁾	130	140	150	°C
T _{SD2_OFF}	Thermal shut-down junction temperature 2	T _j ⁽¹⁾	150	160	170	°C
T _{SD12_hys}		Hysteresis		5		°C

1. Non-overlapping.







Figure 26. Thermal data of PowerSSO-36



5.4 Package and PCB thermal data

5.4.1 PowerSSO-36 thermal data





Note:


Layout condition of R_{th} and Z_{th} measurements (board finish thickness 1.6 mm +/- 10% board double layer, board dimension 129x60, board Material FR4, Cu thickness 0.070 mm (front and back side), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm).



Figure 28. PowerSSO-36 thermal resistance junction to ambient vs PCB copper area $(V_1 \text{ ON})$












Figure 30. PowerSSO-36 thermal fitting model (V1 ON)

Equation 1: pulse calculation formula

$$\begin{split} & \mathsf{Z}_{TH\delta} = \, \mathsf{R}_{TH} \cdot \delta + \mathsf{Z}_{THtp}(1 - \delta) \\ & \text{where} \quad \delta \; = \; t_p / T \end{split}$$

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	2		
R2 (°C/W)	8	4	4
R3 (°C/W)	20	15.5	10
R4 (°C/W)	36	29	18
C1 (W.s/°C)	0.01		
C2 (W.s/°C)	0.1	0.2	0.2
C3 (W.s/°C)	0.8	1	1.5
C4 (W.s/°C)	2	3	6



5.5 **Electrical characteristics**

5.5.1 Supply and supply monitoring

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $T_i = -40^{\circ}$ C to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{SUV}	V_S undervoltage threshold	V _S increasing / decreasing	5.11		5.81	V
V _{hyst_UV}	V _S undervoltage hysteresis		0.05	0.11	0.16	V
V _{SOV}	V _S overvoltage threshold	V _S increasing / decreasing	18.5		22	V
V _{hyst_OV}	V _S overvoltage hysteresis	hysteresis	0.5	1	1.5	V
t _{ovuv_filt}	V _S overvoltage /undervoltage filter time			64*T _{osc}		
I _{V(act)}	Current consumption in active mode	$V_{S} = 12 V$; TxDC = high; TxDL = high; $V_{1} = ON$; $V_{2} = ON$; HS/LS Driver OFF		6	12	mA
I _{V(BAT)}	Current consumption in V _{Bat_standby} mode ⁽¹⁾	V _S = 12V; both voltage regulators deactivated; HS/LS driver OFF; no CAN communication	8	12	28	μA
I _{V(BAT)CS}	Current consumption in $V_{Bat_standby}$ mode with cyclic sense enabled ⁽¹⁾	$V_S = 12 V$; both voltage regulators deactivated; T = 50 ms; t _{ON} = 100 µs	40	75	125	μA
I _{V(BAT)CW}	Current consumption in $V_{Bat_standby}$ mode with cyclic wake enabled ⁽¹⁾	V _S = 12 V; both voltage regulators deactivated during standby phase	40	75	125	μA
I _{V(V1stby)}	Current consumption in V _{1_standby} mode ⁽¹⁾	V_{S} = 12 V; voltage regulator V ₁ active (I _{V1} < I _{CMP}); HS/LS driver OFF	16	51	76	μA
I _{V(SW)}	Current consumption in standby mode but selective wakeup enabled and CAN communication on the bus (PN_TRX_selective_Sleep) (1)	V _S = 12 V; both voltage regulators deactivated; HS/LS driver OFF			1200	μA

Table 14. Supply and supply monitoring

1.

Conditions for specified current consumption: $V_{LIN} > (V_S - 1.5 V)$ (CAN_H - CAN_L) < 0.4 V or (CAN_H - CAN_L) > 1.2 V $V_{WU} < 1 V$ or $V_{WU} > (V_S - 1.5V)$ The current consumption in standby modes with cyclic sense can be calculated using the following formulae:

formulas: $I_{V(BAT)CS} = I_{V(BAT)} + 55 \ \mu\text{A} + (2 \ \text{mA} * (t_{ON} + 100 \ \mu\text{s}) \ / \ \text{T}) \\ I_{(V1)CS} = I_{V1} + 55 \ \mu\text{A} + (2 \ \text{mA} * (t_{ON} + 100 \ \mu\text{s}) \ / \ \text{T})$



5.5.2 Oscillator

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 28 V; T_j = -40°C to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
F _{CLK}	Oscillation frequency		0.80	1.0	1.35	MHz

Table 15. Oscillator

All outputs open; $T_i = -40^{\circ}C$ to 130°C, unless otherwise specified.

5.5.3 Power-on reset (V_S)

Table 16. Power-on reset (V_S)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V.	V threshold	V _S increasing		3.45	4.5	V
V _{POR}	V _{POR} threshold	V _S decreasing ⁽¹⁾	2.35		3.5	V

1. This threshold is valid if V_S had already reached 7 V previously.

5.5.4 Voltage regulator V₁

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 28 V; T_j = -40°C to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
	Output voltage			5.0		V
V ₁	Output voltage tolerance active mode	I_{LOAD} = 4 mA to 100 mA; V _S = 13.5 V	-2		2	%
V	Output voltage tolerance;	I_{LOAD} = 100 mA to 250 mA; V _S = 13.5 V	-3		3	%
V _{hc1}	active mode; high current	I _{LOAD} = 250 mA; V _S = 13.5 V	-5		5	%
V _{STB1}	Output voltage tolerance V _{1_standby} mode	$I_{LOAD} = 0 \ \mu A \text{ to } 4 \ m A;$ $V_S = 13.5 \ V$	-2		4	%
		I_{LOAD} = 50 mA; V_S = 5 V		0.2	0.4	V
		I_{LOAD} = 100 mA; V_S = 4.5 V		0.2	0.5	V
V _{DP1}	Drop-out voltage	I_{LOAD} = 100 mA; V_{S} = 5 V		0.3	0.5	V
		I_{LOAD} = 150 mA; V_{S} = 4.5 V		0.45	0.6	V
		I_{LOAD} = 150 mA; V _S = 5.0 V		0.45	0.6	V
I _{CC1}	Output current in active mode	Max. continuous load current			250	mA
I _{CCmax1}	Short circuit output current	Current limitation	340	600	900	mA

Table 17. Voltage regulator V₁



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
C _{load1}	Load capacitor 1	Ceramic (+/- 20%)	0.22 ⁽¹⁾			μF	
t _{TSD}	V ₁ deactivation time after thermal shutdown			1		sec	
I _{CMP_ris}	Current comp. rising threshold	Rising current	1.0	2.5	4.0	mA	
I _{CMP_fal}	Current comp. falling threshold	Falling current	0.8	1.95	3.1	mA	
I _{CMP_hys}	Current comp. hysteresis			0.5		mA	
V _{1fail}	V ₁ fail threshold	V ₁ forced		2		V	
t _{V1fail}	V ₁ fail filter time			2		μs	
t _{V1short}	V ₁ short filter time			4		ms	

Table 17. Voltage regulator V₁ (continued)

1. Nominal capacitor value required for stability of the regulator. Tested with 220nF ceramic (+/- 20%). Capacitor must be located close to the regulator output pin.

5.5.5 Voltage regulator V₂

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 28 V; T_j = -40°C to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V_2	Output voltage			5.0		V
V ₂	Output voltage tolerance; active mode	I_{LOAD} = 1 mA to 50 mA; V _S = 13.5 V	-3		3	%
V _{hc1}	Output voltage tolerance; active mode	I_{LOAD} = 50 mA to 80 mA; V _S = 13.5 V	-4		4	%
V ₂	Output voltage tolerance; active mode; high current	I _{LOAD} = 100 mA; V _S = 13.5 V	-6		6	%
V _{STB2}	Output voltage tolerance V _{1_standby} mode	I _{LOAD} = 1 mA; V _S = 13.5 V	-6.5		6.5	%
V	Drop-out voltage	I _{LOAD} = 25 mA; V _S = 5.25 V		0.3	0.4	V
V _{DP2}	Drop-out voltage	I _{LOAD} = 50 mA; V _S = 5.25 V		0.4	0.7	V
I _{CC2}	Output current in active mode	Max. continuous load current			100	mA
I _{CCmax2}	Short circuit output current	Current limitation	150	280	450	mA
Cload	Load capacitor	Ceramic (+/- 20%)	0.22 ⁽¹⁾			μF
V _{2fail}	V ₂ fail threshold	V ₂ forced		2		V

Table 18. Voltage regulator V_2



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{V2fail}	V ₂ fail filter time			2		μs
t _{V2short}	V ₂ short filter time			4		ms

Table 18. Voltage regulator V₂ (continued)

1. Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/- 20%). Capacitor must be located close to the regulator output pin

5.5.6 Reset output

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 4.0 V < $V_S \le 28$ V; $T_j = -40^{\circ}C$ to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{RT1}	Reset threshold voltage 1	V _{V1} decreasing	3.7	3.9	4.1	V
V _{RT2}	Reset threshold voltage 2	V _{V1} decreasing	4.2	4.3	4.45	V
V _{RT3}	Reset threshold voltage 3	V _{V1} decreasing	4.25	4.4	4.55	V
V	RESET THRESHOLD VOLTAGE 4	V _{V1} decreasing	4.5	4.60	4.75	V
V _{RT4}	Reset infestion voltage 4	V _{V1} increasing	4.7	4.8	4.9	V
V _{RESET}	Reset pin low output voltage	V ₁ > 1 V; I _{RESET} = 5 mA		0.2	0.4	V
R _{RESET}	Reset pull up int. resistor		80	110	150	kΩ
t _{RR}	Reset reaction time	I _{LOAD} = 1 mA	6		40	μs
t _{UV1}	V ₁ undervoltage filter time			16		μs
Trd	Reset pulse duration		1.46	2.0	2.5	ms

Table	19.	Reset	output
-------	-----	-------	--------

5.5.7 Watchdog


4.5 V < V_S < 28 V; 4.8 V < V₁ < 5.2 V; T_j = -40°C to 130°C, unless otherwise specified, see *Figure 31* and *Figure 32*.

		<u> </u>				
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{LW}	Long open window		48.75	65	81.25	ms
T _{EFW1}	Early failure window 1				4.5	ms
T _{LFW1}	Late failure window 1		20			ms
T _{SW1}	Safe window 1		7.5		12	ms
T _{EFW2}	Early failure window 2				22.3	ms
T _{LFW2}	Late failure window 2		100			ms
T _{SW2}	Safe window 2		37.5		60	ms
T _{EFW3}	Early failure window 3				45	ms


Table 20. Watchdog



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
T _{LFW3}	Late failure window 3		200			ms	
T _{SW3}	Safe window 3		75		120	ms	
T _{EFW4}	Early failure window 4				90	ms	
T _{LFW4}	Late failure window 4		400			ms	
T _{SW4}	Safe window 4		150		240	ms	












Figure 32. Watchdog early, late and safe windows

5.5.8 High side outputs

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_j = -40°C to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit		
5	Static drain source on-	$T_j = 25^{\circ}C$		1.0	2.0	Ω		
R _{DS(on)}	resistance (I _{OUT_HS} = 150 mA)	T _j = 125°C		1.6	3	Ω		
t _{d(on)}	Switch on delay time	0.2 V _S	5	35	60	μs		
t _{d(off)}	Switch off delay time	0.8 V _S	40	95	150	μs		
t _{SCF}	Short circuit filter time	Tested by scan chain		64 * T _{OSC}				
t _{d_ARHS}	Auto recovery filter time	Tested by scan chain		400 * T _{OSC}				
dV _{OUT} /dt	Slew rate		0.18	0.5	0.8	V/µs		
I _{OUT}	Short circuit shut down current		480	900	1320	mA		
I _{OLD}	Open load detection current		40	80	120	mA		
t _{OLDT}	Open load detection time	Tested by scan chain		64 * T _{OSC}				
I _{FW} ⁽¹⁾	Loss of GND current (ESD structure)		100			mA		

Table 21. Output (OUT_HS)

1. Parameter guaranteed by design.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit		
R _{DS(ON)}	Static drain source on- resistance (I _{OUT_HS} = 150 mA)	I _{LOAD} = 60 mA; T _j = 25°C		7	13	Ω		
I _{OUT}	Short circuit shut down current	8 V < V _S < 16 V	140	235	350	mA		
I _{OLD}	Open load detection current		0.9	2	4.5	mA		
dV _{OUT} /dt	Slew rate		0.2	0.5	0.8	V/µs		
t _{d(on)}	Switch ON delay time	0.2 V _S	5	35	60	μs		
t _{d(off)}	Switch OFF delay time	0.8 V _S	30	95	150	μs		
t _{SCF}	Short circuit filter time	Tested by scan chain		64 * T _{OSC}				
I _{FW} ⁽¹⁾	Loss of GND current (ESD structure)		100			mA		
t _{OLDT}	Open load detection time	Tested by scan chain		64 * T _{OSC}				

Table 22. Outputs (OUT1...4)

1. Parameter guaranteed by design.

5.5.9 Relay drivers

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_j = -40 to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit		
R _{DS(on)}	DC output resistance	I_{LOAD} = 100 mA at T_j = 25°C		2	3	Ω		
I _{OUT}	Short circuit shut down current	8 V < V _S < 16 V	250	375	500	mA		
Vz	Output clamp voltage	I _{LOAD} = 100 mA	40		48	V		
t _{ONHL}	Turn on delay time to 10% V _{OUT}		5	50	100	μs		
t _{OFFLH}	Turn off delay time to 90% V _{OUT}		5	50	100	μs		
t _{SCF}	Short circuit filter time	Tested by scan chain		64*T _{OSC}				
dV _{OUT} /dt	Slew rate		0.2	2	4	V/µs		

Table 23. Relay drivers

1. The output is capable to switch off relay coils with the impedance of $R_L = 160 \Omega$; L = 300 mH ($R_L = 220 \Omega$; L = 420 mH); at $V_S = 40 V$ (Load dump condition)



5.5.10 Wake up inputs (WU1 ... WU3)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; T_i = -40 to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{WUthp}	Wake-up negative edge threshold voltage		0.4 V _S	0.45 V _S	0.5 V _S	V
V _{WUthn}	Wake-up positive edge threshold voltage		0.5 V _S	0.55 V _S	0.6 V _S	V
V _{HYST}	Hysteresis		$0.05 \ V_S$	0.1 V _S	0.15 V _S	V
t _{WU_stat}	Static wake filter time			64 * T _{OSC}		μs
I _{WU_stdby}	Input current in standby mode	V _{WU} < 1 V or V _{WU} > (V _S – 1.5 V)	9	15	28	μA
R _{WU_act}	Input resistor to GND in active mode and in standby mode during wake-up input sensing		80	160	300	kΩ
t _{WU_cyc}	Cyclic wake filter time			16		μs

5.5.11 High speed CAN transceiver^(d)

Selective wake functionality according to ISO 11898-6

Table 25. CAN	communication	operating range
---------------	---------------	-----------------

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{SCOM}	Supply voltage operating range for CAN communication	Active mode, $V_1 = V_{CANSUP}$	5.5		18	V

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V_{CANSUP} \leq 5.2 V; T_{junction} = -40°C to 130°C, unless otherwise specified. -12 V = (CANH + CANL) / 2 = 12 V.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{TXDCLOW}	Input voltage dominant level	Active mode, $V_1 = 5 V$	1.35	1.8		V
V _{TXDCHIGH}	Input voltage recessive level	Active mode, $V_1 = 5 V$		2.5	3	V
V _{TXDCHYS}	V _{TXDCHIGH} - V _{TXDCLOW}	Active mode, $V_1 = 5 V$	0.7	1		V
R _{TXDCPU}	TxDC pull up resistor	Active Mode, $V_1 = 5 V$	10	20	35	kΩ

Table 26.	CAN	transmit	data	input:	pin	TxDC
-----------	-----	----------	------	--------	-----	------

d. ISO 11898-2 and ISO 11898-5 compliant. SAE J2284 compliant.



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit		
V _{RXDCLOW}	Output voltage dominant level	Active mode, $V_1 = 5 V$; 2 mA		0.2	0.5	V		
V _{RXDCHIGH}	Output voltage recessive level	Active mode, $V_1 = 5 V$; 2 mA	4.5			V		

Table 27. CAN receive data output: pin RxDC

Table 28. CAN transmitter and receiver: pins CANH and CANL

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{CANHdom}	CANH voltage level in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 65 \Omega; R_L = 50 \Omega$	2.75		4.5	V
V _{CANLdom}	CANL voltage level in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 65 \Omega; R_L = 50 \Omega$	0.5		2.25	V
V _{DIFF,dom} OUT	Differential output voltage in dominant state: V _{CANHdom} - V _{CANLdom}	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 65 \Omega; R_L = 50 \Omega$	1.5		3	V
V _{CM} ⁽¹⁾	Driver symmetry: V _{CANHdom} +V _{CANLdom}	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $f_{TXDC} = 250kHz;$ rectangular, 50% duty cycle	0.9 * V _{CANSUP}	V _{CANSUP}	1.1 * V _{CANSUP}	V
V _{CANHrec}	CANH voltage level in recessive state (Normal Mode)	Active mode; $V_{TXDC} = V_{TXDCHIGH};$ No load	2	2.5	3	V
V _{CANLrec}	CANL voltage level in recessive state (Normal Mode)	Active mode; V _{TXDC} = V _{TXDCHiGH} ; No load	2	2.5	3	V
V _{CANHrecLP}	CANH voltage level in recessive state (Low Power Mode)	V _{1_standby} mode; V _{TXDC} = V _{TXDCHIGH} ; No load	-0.1	0	0.1	V
V _{CANLrecLP}	CANL voltage level in recessive state (Low Power Mode)	V _{1_standby} mode; V _{TXDC} = V _{TXDCHiGH} ; No load	-0.1	0	0.1	V
V _{DIFF,rec} OUT	Differential output voltage in recessive state (Normal Mode): V _{CANHrec} - V _{CANLrec}	Active mode; V _{TXDC} = V _{TXDCHIGH} ; No load	-50		50	mV
V _{DIFF,rec} outlp	Differential output voltage in recessive state (Low Power Mode): V _{CANHrec} - V _{CANLrec}	V _{1_standby} mode; V _{TXDC} = V _{TXDCHIGH} ; No load	-50		50	mV



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{CANHL,CM}	Common mode Bus voltage	Measured with respect to the ground of each CAN node	-12		12	V
I _{OCANH,dom} (0V)	CANH output current in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $V_{CANH} = 0 V$	-160	-75	-45	mA
I _{OCANL,dom} (5V)	CANL output current in dominant state	Active mode; V _{TXDC} = V _{TXDCLOW} ; V _{CANL} = 5 V	45	75	160	mA
I _{OCANH,dom} (40V)	CANH output current in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $V_{CANH} = 40 V;$ $V_{CANL} = 0 V;$ $V_{S} = 40 V$	0	2	5	mA
I _{OCANL,dom} (40V)	CANL output current in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $V_{CANL} = 40 V;$ $V_{CANH} = 0 V;$ $V_{S} = 40 V$	47	75	160	mA
I _{leakage,} CANH	Input leakage current	Unpowered device; $V_{BUS} = 5 V;$ $- V_{cansupply} \text{ connect}$ $0 \Omega \text{ to GND}$ $- V_{cansupply} \text{ connect}$ $47 \text{ k}\Omega \text{ to GND}^{(2)}$	-10	_	10	μA
I _{leakage} ,CANL	Input leakage current	Unpowered device; $V_{BUS} = 5 V;$ $- V_{cansupply} \text{ connect}$ $0 \Omega \text{ to GND}$ $- V_{cansupply} \text{ connect}$ $47 \text{ k}\Omega \text{ to GND}^{(2)}$	-10		10	μΑ
R _{in}	Internal resistance	Active mode & V _{1- standby} mode; V _{TXDC} = V _{TXDCHIGH} ; No load	20	27.5	38	kΩ
R _{in,matching}	Internal Resistor matching CANH,CANL	Active mode & $V_{1_standby}$ mode; $V_{TXDC} = V_{TXDCHIGH}$; No load; $R_{in(CANH)} - R_{in(CANL)}$			3	%
R _{in,diff}	Differential internal resistance	Active mode & V _{1_standby} mode; V _{TXDC} = V _{TXDCHIGH} ; No load	50	60	75	kΩ
C _{in}	Internal capacitance	Guaranteed by design		20	40	pF

64/129



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
C _{in,diff}	Differential internal capacitance	Guaranteed by design		10	20	pF
V _{THdom} ⁽¹⁾	Differential receiver threshold voltage recessive to dominant state (Normal Mode)	Active mode			0.9	V
V _{THdomLP} ⁽¹⁾	Differential receiver threshold voltage recessive to dominant state (Low Power Mode)	V _{1_standby} mode			1.15	V
V _{THrec} ⁽¹⁾	Differential receiver threshold voltage dominant to recessive state (Normal Mode)	Active mode	0.5			V
V _{THrecLP} ⁽¹⁾	Differential receiver threshold voltage dominant to recessive state (Low Power Mode)	V _{1_standby} mode	0.4			V

 Table 28. CAN transmitter and receiver: pins CANH and CANL (continued)

1. Parameter evaluated with specific R_{test} = 60 $\Omega,$ guaranteted by characterization.

2. Guaranteed by design.

Table 29	CAN	transceiver	timing
----------	-----	-------------	--------

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{TXpd,hl}	Propagation delay TxDC to RxDC (high to low)	Active mode; $R_L = 60 \Omega$; $C_L = 100 \text{ pF}$; $C_{RXDC} = 15 \text{ pF}$; $f_{TXDC} = 250 \text{ kHz}$			255	ns
t _{TXpd,Ih}	Propagation delay TxDC to RxDC (low to high)	Active mode; $R_L = 60 \Omega$; $C_L = 100 \text{ pF}$; $C_{RXDC} = 15 \text{ pF}$; $f_{TXDC} = 250 \text{ kHz}$			255	ns
t _{filter}	Wake up filter time		0.5		5	μs
t _{dom(TxDC)}	TxDC dominant time- out	Tested by scan and oscillator	0.8	2	5	ms
t _{CAN}	CAN permanent dominant time-out			700		μs
t _{silence}	CAN timeout		600	700	1200	ms



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{BIAS}	Bias reaction time	R_L = 60 Ω; C_L = 100 pF; C_{GND} = 100 pF			200	μs
t _{V1swon}	V ₁ switch-on time after reception of a valid WUF in V _{Bat-standby} Mode				50	μs

Table 29. CAN transceiver timing

66/129



5.5.12 LIN transceiver^(e)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_{junction} = -40°C to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{TXDLOW}	Input voltage dominant level	Active mode; $V_1 = 5 V$	1,35	1.8		V
V _{TXDHIGH}	Input voltage recessive level	Active mode; $V_1 = 5 V$		2.5	3	V
V _{TXDHYS}	V _{TXDHIGH} - V _{TXDLOW}	Active mode; $V_1 = 5 V$	0.7	1		V
R _{TXDPU}	TXD pull up resistor	Active Mode; $V_1 = 5 V$	10	20	35	kΩ

Table 30. LIN	I transmit data	input: pin TxD
---------------	-----------------	----------------

Table 31.	LIN receive	data output:	pin RxD
-----------	-------------	--------------	---------

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{RXDLOW}	Output voltage dominant level	Active mode; $V_1 = 5 V$; 2 mA		0.2	0.5	V
V _{RXDHIGH}	Output voltage recessive level	Active mode; $V_1 = 5 V$; 2 mA	4.5			V

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{THdom}	Receiver threshold voltage recessive to dominant state		0.4 V _S	0.45 V _S	0.5 V _S	V
V _{Busdom}	Receiver dominant state				0.4 V _S	V
V _{THrec}	Receiver threshold voltage dominant to recessive state		0.5 * V _S	0.55 * V _S	0.6 * V _S	V
V _{Busrec}	Receiver recessive state		0.6 V _S			V
V _{THhys}	Receiver threshold hysteresis: V _{THrec} - V _{THdom}		0.07 * V _S	0.1 * V _S	0.175 * V _S	V
V _{THcnt}	Receiver tolerance center value: (V _{THrec} +V _{THdom})/2		0.475 * V _S	0.5 * V _S	0.525 * V _S	V
V _{THwkup}	Receiver wakeup threshold voltage		1.0	1.5	2	V

Table 32. LIN transmitter and receiver: pin LIN

e. LIN 2.1 compliant for Baud rates up to 20 kBit/s. SAE J2602 compatible.



Table 32. LIN transmitter and receiver: pin LIN (continued)									
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit			
V _{THwkdwn}	Receiver wakeup threshold voltage		V _S - 3.5	V _S - 2.5	V _S - 1.5	V			
t _{linbus}	Dominant time for wakeup via bus	Sleep mode; Edge: rec-dom		64 * T _{OSC}		μs			
I _{LINDomSC}	Transmitter input current limit in dominant state	V _{TXD} = V _{TXDLOW} ; V _{LIN} = V _{BATMAX} = 18 V	40	100	180	mA			
I _{bus_PAS_dom}	Input leakage current at the receiver incl. pull- up resistor	$V_{TXD} = V_{TXDHIGH}; V_{LIN} = 0 V;$ $V_{BAT} = 12 V^{(1)}$	-1			mA			
I _{bus_PAS_rec}	Transmitter input current in recessive state	In stanby Modes; $V_{TXD} = V_{TXDHIGH}$; $V_{LIN} > 8 V$; $V_{BAT} < 18 V$; $V_{LIN} \ge V_{BAT}$			20	μA			
I _{bus_NO_GND}	Input current if loss of GND at Device	GND = V _S ; 0 V < V _{LIN} < 18 V; V _{BAT} = 12 V	-1		1	mA			
I _{bus}	Input current if loss of V _{BAT} at Device	GND = V _S ; 0 V < V _{LIN} < 18 V			100	μΑ			
V _{LINdom}	LIN voltage level in dominant state	Active mode; $V_{TXD} = V_{TXDLOW}$; $I_{LIN} = 40 \text{ mA}$			1.2	V			
V _{LINrec}	LIN voltage level in recessive state	Active mode; $V_{TXD} = V_{TXDHIGH}$; $I_{LIN} = 10 \ \mu A$	0.8 * V _S		1	V			
R _{LINup}	LIN output pull up resistor	V _{LIN} = 0 V	20	40	60	kΩ			
C _{LIN}	LIN input capacitance				90	pF			

Table 32. LIN transmitter and receiver: pin LIN (continued)

1. Slave mode.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{RXpd}	Receiver propagation delay time	$ \begin{split} t_{RXpd} &= max(t_{RXpdr}, t_{RXpdf}); \\ t_{RXpdf} &= t(0.5 \ V_{RXD}) - t(0.45 \ V_{LIN}); \\ t_{RXpdr} &= t(0.5 \ V_{RXD}) - t(0.55 \ V_{LIN}); \\ V_S &= 12 \ V; \ C_{RXD} &= 20 \ pF; \\ R_{bus} &= 1 \ k\Omega; \ C_{bus} &= 1 \ nF; \\ R_{bus} &= 660 \ \Omega; \ C_{bus} &= 6.8 \ nF; \\ R_{bus} &= 500 \ \Omega; \ C_{bus} &= 10 \ nF \end{split} $			6	μs
t _{RXpd_sym}	Symmetry of receiver propagation delay time (rising vs. falling edge)	$ t_{RXpd_sym} = t_{RXpdr} - t_{RXpdf}; V_S = 12 V; R_{bus} = 1 k\Omega; C_{bus} = 1 nF; C_{RXD} = 20 pF $	-2		2	μs



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
D1	Duty Cycle 1	$\begin{array}{l} TH_{Rec}(max) = 0.744 * V_{S}; \\ TH_{Dom}(max) = 0.581 * V_{S}; \\ V_{S} = 7 \ V \ to \ 18 \ V; \ t_{bit} = 50 \ \mu s; \\ D1 = t_{bus_rec}(min) \ / \ (2 * t_{bit}); \\ R_{bus} = 1 \ k\Omega; \ C_{bus} = 1 \ nF; \\ R_{bus} = 660 \ \Omega; \ C_{bus} = 6.8 \ nF; \\ R_{bus} = 500 \ \Omega; \ C_{bus} = 10 \ nF \end{array}$	0.396			
D2	Duty Cycle 2	$\begin{array}{l} TH_{Rec}(min) = 0.422 \ ^* V_{S}; \\ TH_{Dom}(min) = 0.284 \ ^* V_{S}; \\ V_{S} = 7.6 \ V \ to \ 18 \ V; \ t_{bit} = 50 us; \\ D2 = t_{bus_rec}(max) \ / \ (2 \ ^* t_{bit}); \\ R_{bus} = 1 \ k\Omega; \ C_{bus} = 1 \ nF; \\ R_{bus} = 660 \ \Omega; \ C_{bus} = 6.8 \ nF; \\ R_{bus} = 500 \ \Omega; \ C_{bus} = 10 \ nF \end{array}$			0.581	
D3	Duty Cycle 3	$\begin{array}{l} \text{TH}_{\text{Rec}}(\text{max}) = 0.778 * \text{V}_{\text{S}};\\ \text{TH}_{\text{Dom}}(\text{max}) = 0.616 * \text{V}_{\text{S}};\\ \text{V}_{\text{S}} = 7 \text{ V to } 18 \text{ V}; t_{\text{bit}} = 96 \mu\text{s};\\ \text{D3} = t_{\text{bus_rec}}(\text{min}) / (2 * t_{\text{bit}});\\ \text{R}_{\text{bus}} = 1 \text{k}\Omega; \text{C}_{\text{bus}} = 1 \text{nF};\\ \text{R}_{\text{bus}} = 660 \Omega; \text{C}_{\text{bus}} = 6.8 \text{nF};\\ \text{R}_{\text{bus}} = 500 \Omega; \text{C}_{\text{bus}} = 10 \text{nF} \end{array}$	0.417			
D4	Duty Cycle 4	$\begin{array}{l} TH_{Rec}(min) = 0.389 \ ^*V_S; \\ TH_{Dom}(min) = 0.251 \ ^*V_S; \\ V_S = 7.6 \ V \ to \ 18 \ V; \ t_{bit} = 96 \ \mu s; \\ D4 = t_{bus_rec}(max) \ / \ (2 \ ^*t_{bit}); \\ R_{bus} = 1 \ ^k\Omega; \ C_{bus} = 1 \ nF; \\ R_{bus} = 660 \ \Omega; \ C_{bus} = 6.8 \ nF; \\ R_{bus} = 500 \ \Omega; \ C_{bus} = 10 \ nF \end{array}$			0.590	
t _{dom(TXDL)}	TXDL dominant time-out			12		ms
t _{LIN}	LIN permanent recessive time-out			40		μs
T _{dom(bus)}	LIN Bus permanent dominant time-out			12		ms

Table 33. LIN transceiver timing (continued)

Table 34	LIN	pull-up:	pin LINPU
----------	-----	----------	-----------

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{DS(on)}	ON resistance		_	10.5	16	Ω
I _{leak}	Leakage current				1	μA






Figure 33. LIN transmit, receive timing

5.5.13 Operational amplifier

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; T_j = -40°C to 130°C, unless otherwise specified.

	1	eperanenai ampinie				
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
GBW	GBW product		1	3.5	7.0	MHz
AVOL _{DC}	DC open loop gain		80			dB
PSRR	Power supply rejection	DC, V _{IN} = 150 mV	80			dB
V _{off}	Input offset voltage		-5		+5	mV
V _{ICR}	Common mode input range		-0.2	0	3	V
V _{OH}	Output voltage range high	$I_{LOAD} = 1 \text{ mA to GND}$	V _S - 0.2		Vs	V
V _{OL}	Output voltage range low	$I_{LOAD} = 1 \text{ mA to } V_S$	0		0.2	V
I _{Lim+}	Output current limitation +	DC	10	15	30	mA
I _{lim-}	Output current limitation -	DC	-10	-15	-30	mA
SR+	Slew rate positive		1	4	10	V/µs
SR-	Slew rate negative		-1	-4	-10	V/µs

Table 35. Operational amplifier	Table 35.	Operational am	plifier
---------------------------------	-----------	-----------------------	---------

Note: The operational amplifier is on-chip stabilized for external capacitive loads $C_L \le 25 pF$ (all operating conditions)



5.5.14 SPI

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin.

6 V < V_S < 18 V; 4.5 V < V₁ < 5.3 V; all outputs open; T_j = -40°C to 130°C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{CSNLOW}	Input voltage low level	Normal mode, $V_1 = 5 V$	1.35	1.8		V
V _{CSNHIGH}	Input voltage high level	Normal mode, $V_1 = 5 V$		2	2.9	V
V _{CSNHYS}	V _{CSNHIGH} - V _{CSNLOW}	Normal mode, $V_1 = 5 V$	0.6	1.0	1.5	V
I _{CSNPU}	CSN pull up resistor	Normal mode, $V_1 = 5 V$	10	20	35	kΩ

Table 36. Input: CSN

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{set}	Delay time from standby to active mode	Switching from standby to active mode. Time until output drivers are enabled after CSN going to high.		160	300	μs
V _{IN L}	Input low level	V ₁ = 5 V	1.35	2.05	2.75	V
V _{IN H}	Input high level	V ₁ = 5 V	1.9	2.8	3.7	V
V _{IN Hyst}	Input hysteresis	V ₁ = 5 V	0.4	0.75	1.5	V
l _{in}	Pull down current at input	V _{IN} = 1.5 V	5	30	60	μΑ
C _{in} ⁽¹⁾	Input capacitance at input CSN, CLK, DI and PWM _{1,2}	0 V < V ₁ < 5.3 V		10	15	pF
fclk	SPI input frequency at CLK				1	MHz

Table 37. Inputs: CLK, DI

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 38. DI timing⁽¹⁾

		J				
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{CLK}	clock period	V ₁ = 5 V	1000	—		ns
t _{CLKH}	clock high time	V ₁ = 5 V	400	—		ns
t _{CLKL}	clock low time	V ₁ = 5 V	400	_		ns
t _{set CSN}	CSN setup time, CSN low before rising edge of CLK	V ₁ = 5 V	400	_		ns
t _{set CLK}	CLK setup time, CLK high before rising edge of CSN	V ₁ = 5 V	400	_		ns
t _{set DI}	DI setup time	V ₁ = 5 V	200	_		ns



		anning (contained	ω)			
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{hold DI}	DI hold time	V ₁ = 5 V	200			ns
	rise time of input signal DI, CLK, CSN				100	ns
t _{f in}	fall time of input signal DI, CLK, CSN	V ₁ = 5 V			100	ns

Table 38. DI timing⁽¹⁾ (continued)

1. See Figure 35: SPI input timing.

		-				
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{DOL}	output low level	V ₁ = 5 V; I _D = -4 mA			0.5	V
V _{DOH}	output high level	V = 5 V; I _D = 4 mA	4.5			V
I _{DOLK}	tristate leakage current	$V_{CSN} = V_1; 0 V < V_{DO} < V_1$	-10		10	μA
C _{DO}	tristate input capacitance	$V_{CSN} = V_1;$ 0 V < V_1 < 5.3 V ⁽¹⁾		10	15	pF

Table 39. Output: DO

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

		5				
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{r DO}	DO rise time	C _L = 100 pF; I _{LOAD} = -1 mA	—	50	100	ns
t _{f DO}	DO fall time	$C_L = 100 \text{ pF}; I_{LOAD} = 1 \text{ mA}$		50	100	ns
t _{en DO tri L}	DO enable time from tristate to low level	$C_L = 100 \text{ pF}; I_{LOAD} = 1 \text{ mA};$ pull-up load to V_1		50	250	ns
t _{dis DO L tri}	DO disable time from low level to tristate	$C_L = 100 \text{ pF}; I_{LOAD} = 4 \text{ mA};$ pull-up load to V ₁	_	50	250	ns
t _{en DO tri H}	DO enable time from tristate to high level	$C_L = 100 \text{ pF}; I_{LOAD} = -1 \text{ mA};$ pull-down load to GND	_	50	250	ns
t _{dis DO H tri}	DO disable time from high level to tristate	$C_L = 100 \text{ pF}; I_{LOAD} = -4 \text{ mA};$ pull-down load to GND	_	50	250	ns
t _{d DO}	DO delay time	$V_{DO} < 0.3 V_1; V_{DO} > 0.7 V_1;$ $C_L = 100 \text{ pF}$	_	50	250	ns

Table 40. DO timing⁽¹⁾

1. See Figure 36: SPI output timing (part 1).

Table 41. CSN timing⁽¹⁾

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{CSN_HI,min}	Minimum CSN HI time, active mode	Transfer of SPI-command to Input Register	6			μs
t _{CSNfail}	CSN low timeout		20	35	50	ms

1. See Figure 37: SPI CSN - output timing.



The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; all outputs open; T_j = -40°C to 130°C, unless otherwise specified

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{Interupt}	Interrupt pulse duration		_	56	_	μs

Table 42. RXDL/NINT, RXDC/NINT timing


5.5.15 Inputs TxDC and TxDL for Flash Mode

6 V \leq V_S \leq 18 V; 4.5 V \leq V_1 \leq 5.3 V; T_j = -40°C to 130°C; voltages are referred to PGND, all outputs open

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{flashL}	Input low level (V _{TXDC/L} for exit from Flash Mode)	V ₁ = 5 V	7.1	8.4	9.0	V
V _{flashH}	Input high level (V _{TXDC/L} for transition into Flash Mode)	V ₁ = 5 V	8.3	9.4	10.0	V
V _{flashHYS}	Input voltage hysteresis	V ₁ = 5 V	0.8	1.0	1.2	V

Table 43. Inputs: TxDC and TxDL for Flash Mode


Figure 34. SPI - transfer timing diagram




The SPI can be driven by a micro controller with its SPI peripheral running in following mode: CPOL = 0 and CPHA = 0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.













Figure 38. SPI - CSN low to high transition and global status bit access





6 ST SPI

6.1 SPI communication flow

6.1.1 General description

The SPI communication is based on a standard SPI interface structure using CSN (Chip Select Not), SDI (Serial Data In), SDO (Serial Data Out/Error) and SCK (Serial Clock) signal lines.

At device start-up the master reads the *<SPI-frame-ID>* register (ROM address 3EH) of the slave device. This 8-bit register indicates the SPI frame length (24bit) and the availability of additional features.

Each communication frame consists of an instruction byte which is followed by two data bytes.

The data returned on SDO within the same frame always starts with the <Global Status> register. It provides general status information about the device. It is followed by two data bytes (i. e. 'In-frame-response').

For Write cycles the *<Global Status>* register is followed by the previous content of the addressed register.

For Read cycles the <Global Status> register is followed by the content of the addressed register.

A Write command is only accepted as a valid command by the device if the counted number of clocks is exact 24, otherwise the command is rejected.

Command Byte

Each communication frame starts with a command byte. It consists of an operating code which specifies the type of operation (<Write>, <Read>, <Read and Clear>, <Read Device Information>) and a 6 bit address. If less than 6 address bits are required, the remaining bits are unused but are reserved.

MSB							LSB
WISD							LOD
Op C	Code			Addı	ress		
OC1	OC0	A5	A4	A3	A2	A1	A0

Table 44. Command Byte

OCx: Operating Code

Ax: Address



6.1.2 Operating code definition

Table 45.	Operating	code	definition
	operating	couc	actinition

OC1	0C0	Meaning
0	0	<write mode=""></write>
0 1		<read mode=""></read>
1	0	<read and="" clear="" status=""></read>
1	1	<read device="" information=""></read>

The <Write Mode> <Read Mode> and <Read and Clear Status> operations allow access to the RAM of the device, i. e. to write to control registers or read status information.

A <Read and Clear Status> operation addressed to a device specific status register reads back and subsequently clear this status register.

A <Read and Clear Status> operation with address 3FH clears all status registers (including the Global Status Register). Configuration Register is read by this operation.

<Read Device Information> allows access to the ROM area which contains device related information such as the product family, product name, silicon version, register width and availability of a watchdog.

More detailed descriptions of the Device Information are available in 'Read Device Information'.

6.1.3 Global Status Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Comm error	Not (chip reset OR comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

6.1.4 Configuration register^(f)

The <Configuration> register is accessible at RAM address 3FH.

For the Config Register, the 8 bits are located in the low byte (LSB).

The Configuration Register is implemented for compliance purpose to ST SPI Standard.


Table 47. Configuration register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	0	WD trigger

<WD Trigger>: This Bit is reserved to serve the watchdog.



f. See Section 6.2 for details.



1. The configuration register is implemented for compliance with ST standard SPI 3.0 and contains only the watchdog trigger bit at D0.




Figure 40. Write configuration register

1. The configuration register is implemented for compliance with ST standard SPI 3.0 and contains only the watchdog trigger bit at D0.



6.1.5 Address mapping

-		
RAM Address	Description	Access
3FH	<configuration></configuration>	R/W
13H	Status Register 3	R
12H	Status Register 2	R
11H	Status Register 1	R
06H	Control Register 6	R/W
05H	Control Register 5	R/W
04H	Control Register 4	R/W
03H	Control Register 3	R/W
02H	Control Register 2	R/W
01H	Control Register 1	R/W
00H	Reserved	R/W

ROM Address	Description	Access
3FH	Reserved	N/A
3EH	<spi frame="" id=""></spi>	R
	Unused	N/A
03H	<product 2="" code=""></product>	R
02H	<product 1="" code=""></product>	R
01H	<silicon version=""></silicon>	R
00H	<id header=""></id>	R

Table 48. Address mappin	q
--------------------------	---

The RAM memory area consists of 16 bit registers.

For the device information (ROM memory area) the eight most significant bits of the memory cell are used. The remaining 8 are zero.

All unused RAM and ROM addresses are read as '0'.

- Note: The register definition for RAM address 00H is unused. A register value of all 0 must cause the device to enter a Fail-Safe state (interpreted as 'SDI stuck to GND' failure).
- Note: ROM address 3FH is unused. An attempt to access this address must be recognized as a communication error ('SDI stuck to V_{CC}' failure) and must cause the device to enter a Fail-Safe state.

6.1.6 Write operation

The write operation starts with a Command Byte followed by 2, data bytes. The number of data bytes is specified in the *<SPI-frame-ID*>.

Write command format

Table 49	. Write	command	format:	command	byte
----------	---------	---------	---------	---------	------

MSB						LSB	
Op C	Code		Address				
0	0	A5	A5 A4 A3 A2 A1				

80/129



Table 50. Write command format. data byte i							
MSB							LSB
D15	D14	D13	D12	D11	D10	D9	D8

Table 50. Write command format: data byte 1

Table 51. Write command format: data byte 2

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

OC0, OC1: operating code (00 for 'write' mode)

A0 to A5: address bits

An attempt to write 00H at RAM address 00H is recognized as a failure (SDI stuck to GND). The device enters a Fail-Safe state.

6.1.7 Format of data shifted out at SDO during Write cycle

Table 52. Format of data shifted out at SDO during write cycle: global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Communication error	Not (chip reset or comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 53. Format of data shifted out at SDO during write cycle: data byte 1

MSB		LSB					
D15	D14	D13	D12	D11	D10	D9	D8

Table 54. Format of data shifted out at SDO during write cycle: data byte 2

MSB		Previous content of addressed register						
D7	D6	D5	D4	D3	D2	D1	D0	

Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the previous content of the accessed register






Figure 41. Format of data shifted out at SDO during write cycle

6.1.8 Read operation

Table 55. Read command format: command byte

MSB									
Op C	Code		Address						
0	1	A5	A5 A4 A3 A2 A1						

Table 56. Read command format: data byte 1

MSB							LSB
0	0	0	0	0	0	0	0

Table 57. Read command format: data byte 2

MSB							LSB
0	0	0	0	0	0	0	0

OC0, OC1: operating code (01 for 'read' mode)

A0 to A5: Address Bits



6.1.9 Format of data shifted out at SDO during Read cycle

Table 58. Format of data shifted out at SDO during read cycle: global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Communication error	Not (chip reset OR comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 59. Format of data shifted out at SDO during read cycle: data byte 1

MSB		Previous	content of a	addressed re	egister		LSB
D15	D14	D13	D12	D11	D10	D9	D8

Table 60. Format of data shifted out at SDO during read cycle: data byte 2

MSB		Previous content of addressed register						
D7	D6	D5	D4	D3	D2	D1	D0	

Failures are indicated by activating the corresponding bit of the <Global Status> register. The returned data byte(s) represent(s) the content of the register to be read.




Figure 42. Format of data shifted out at SDO during read cycle



6.1.10 Read and Clear Status Operation

The 'Read and Clear Status' operation starts with a Command Byte followed 2 data bytes. The number of data bytes is specified in the *<SPI-frame-ID>*. The content of the data bytes is 'don't care'. The content of the addressed Status Register is transferred to SDO within the same frame ('in-frame response') and is subsequently cleared.

A 'Read and Clear Status' operation with address 3FH clears all Status registers (incl. the *<Global Status>* register). The Configuration Register is read by this operation.

Table 61. Read and clear status command	format: command byte
---	----------------------

MSB									
Ор	Code		Address						
1	0	A5	A5 A4 A3 A2 A1						

Table 62. Read and clear status command format: data byte 1

MSB							
0	0	0	0	0	0	0	0

Table 63. Read and clear status command format: data byte 2

MSB							
0	0	0	0	0	0	0	0

OC0, OC1: operating code (10 for 'read and clear status' mode)

A0 to A5: address bits

Format of data shifted out at SDO during 'Read and Clear Status' operation

Table 64. Format of data shifted out at SDO during read and clear status: global statusregister

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Communication error	Not (chip reset OR comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 65. Format of data shifted out at SDO during read and clear status: data byte 1

MSB		Previous content of addressed register					
D15	D14	D13	D12	D11	D10	D9	D8

Table 66. Format of data shifted out at SDO during read and clear status: data byte 2

MSB		Previous content of addressed register					
D7	D6	D5	D4	D3	D2	D1	D0



Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the content of the register to be read.




Figure 43. Format of data shifted out at SDO during read and clear status operation

6.1.11 Read device information

The device information is stored at the ROM addresses defined below and is read using the respective operating code.

Op 0	Code	ROM address	Device information	Value
OC1	OC0	ROW address	Device mormation	value
1	1	3FH	Reserved	00
1	1	3EH	<spi frame="" id=""> Includes frame width and availability of watchdog</spi>	42 Hex
1	1	04H to 3DH	unused	00
1	1	03H	<product 2="" code=""> Unique product identifier</product>	27h
1	1	02H	<product 1="" code=""> Unique product identifier</product>	4Bh
1	1	01H	<silicon version=""> Indicates Design Version</silicon>	05h
1	1	00H	<id header=""> Device family max address of device information</id>	43 Hex

Table 67. Read device information



The *<ID-Header>* (ROM address 00H) indicates the product family and specifies the highest address which contains product information

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	0	0	1	1
Family I	dentifier	Highest address containing device information					

Table 68. ID-header

<Family Identifier>: 01 Hex (BCD)

<Highest address>: 03 Hex

Table 69. Family identifier

Bit 7	Bit 6	Meaning
0	0	VIPower
0	1	BCD
1	0	VIPower hybrid
1	1	_

The *<Product Code 1>* (ROM address 02H) and *<Product Code 2>* (ROM address 03H) represents a unique code to identify the product name.

<*Product Code 1>:* **4B**Hex

<Product Code 2>: 27 Hex

The *<Silicon Version>* (ROM address 01H) provides information about the silicon version according to the table below:

Table 70. Silicon version identifier

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Rese	erved			Silicon	version	

The *<SPI-frame-ID>* (ROM address 3EH) provides information about the register width (1, 2, 3 bytes) and the availability of 'Burst Mode Read' and watchdog.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	0	0	1	0
BR	WD	Х	Х	Х	32-bit	24-bit	16-bit

BR: Burst-Mode read (1 = Burst-Mode read is supported)

WD: Watchdog (1 = available, 0 = not available)

32-, 24-, 16-bit: width of SPI frame

<Burst Mode>: not supported

<Watchdog>: available

<Frame width>: 24 bit

6.2 SPI registers

6.2.1 Overview command byte

Table 72. S	SPI register:	command	bvte
-------------	---------------	---------	------

Read	/write		Address											
x	х	Х	Х	Х	Х	Х	х							

Table 73. SPI register: mode selection

Read/w	rite	Mode selection						
0	0	Write						
0	1	Read						
1	0	Read and clear						
1	1	Read device info						

Table 74. SPI register: CTRL register selection

		CTRL reg	ister 16			CTRL register selection
0	0	0	0	0	1	CTRL register1
0	0	0	0	1	0	CTRL register2
0	0	0	0	1	1	CTRL register3
0	0	0	1	0	0	CTRL register4
0	0	0	1	0	1	CTRL register5
0	0	0	1	1	0	CTRL register6
0	0	0	1	1	1	CTRL register7
0	0	1	0	0	0	CTRL register8
0	0	1	0	0	1	CTRL Register9
0	0	1	0	1	0	CTRL Register10
0	0	1	0	1	1	CTRL Register11
0	0	1	1	0	0	CTRL Register12
0	0	1	1	0	1	CTRL Register13
0	0	1	1	1	0	CTRL Register14
0	0	1	1	1	1	CTRL Register15
0	1	0	0	0	0	CTRL Register16



	Table	74. 51110	gister. C	INE regisi	lei selecti	on (continued)
		CTRL reg	ister 16			CTRL register selection
1	0	0	0	0	CTRL Register34	
1	0	0	0	1	CTRL Register35	
1	1	1	1	Configuration Register		

Table 74. SPI register: CTRL register selection (continued)

Table 75. SPI register: STAT register selection

		STAT regi	ster. 13			STAT register selection
0	1	0	0	0	1	STAT register1
0	1	0	0	1	0	STAT register2
0	1	0	0	1	1	STAT register3
0	1	0	1	0	0	STAT Register4
0	1	0	1	0	1	STAT Register5

6.2.2 Overview control register

1																
			1 st (data b	yte <1	5:8>					2 nd	data k	oyte <7	/:0>		
							Conti	ol reg	ister 1	, data						
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	OUTHS	SHTUO	OUT4	OUT4	OUTHS_EXT	OUT3	OUT2	OUT1	REL2	REL1	V2	V2	Parity	Stby sel	Go Stby	Trig
Group				HS c	ontrol				LS Output, V2 and mode control							
							Conti	ol reg	egister 2, data							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
Function	Reserved K M M M M M M M M M M M M M M M M M M							WU1_Filt	Reserved WU3_Pu/Pd WU2_Pu/Pd WU1_Pu/Pd Reserved WU3_EN WU3_EN WU1_EN						WU1_EN	
Group			V	/ake-u	o contr	ol					N	/ake-u	o contr	ol		

Table 76. Overview of control register data bytes



Downloaded from Arrow.com.

-	Table 76. Overview of control register data bytes (continued)1 st data byte <15:8>2 nd data byte <7:0>															
			1 st (data by	yte <1	5:8>					2 nd	data k	oyte <7	/:0>		
							Conti	ol reg	ister 3	, data						
Default	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
Function	Reserved	T1_On	T1_Per_MSB	T1_Per_LSB	Reserved	T2_On	T2_Per_MSB	T2_Per_LSB	Rese	erved	WD_time_MSB	WD_time_LSB	LIN WU En	CAN WU En	Wake Timer En	Wake Time Sel
Group			-	Timer S	Setting	S				Watch	ndog a	nd cycl	ic wak	e up se	ettings	
							Cont	ol reg	ister 4	, data						
Default	0	0	0	1	0	1	0	0	1	1	1	0	0	0	0	0
Function	Reserved	ICMP	OUTHS_rec_en	VLOCK_OUT_EN	Reserved	LS OV/UV shutdown_en	V1Reset_Level	V1Reset_Level	LIN Pu En	Reserved	Lin TxD Tout En	CAN_ACT	CAN_Loop_En	Rese	erved	CAN_Rec_Only
Group			(Control	(othe	.)					Tra	nsceiv	er setti	ngs		
							Cont	ol reg	egister 5, data							
Default	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Function	Reserved	PWM2_OFF_DC_6	PWM2_OFF_DC_5	PWM2_OFF_DC_4	PWM2_OFF_DC_3	PWM2_OFF_DC_2	PWM2_OFF_DC_1	PWM2_OFF_DC_0	PWM Freq	PWM1_ON_DC_6	PWM1_ON_DC_5	PWM1_ON_DC_4	PWM1_ON_DC_3	PWM1_ON_DC_2	PWM1_ON_DC_1	PWM1_ON_DC_0
Group				PWM2	setting	9						PWM1	setting	9		
							Conti	ol reg	ister 6	, data						
Default	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Function	Res PWM4_C PWM4_C PWM4_C PWM4_C PWM4_C								Reserved	PWM3_ON_DC_6	PWM3_ON_DC_5	PWM3_ON_DC_4	PWM3_ON_DC_3	PWM3_ON_DC_2	PWM3_ON_DC_1	PWM3_ON_DC_0
Group				PWM4	setting	g						PWM3	setting	9		






		Table 76. Overview of control register data bytes (continued)1 st data byte <15:8>2 nd data byte <7:0>														
			1 st	data b	yte <1	5:8>					2 nd	data k	oyte <7	/:0>		
							Conti	ol reg	ister 7	, data						
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	EXT_ID_15	EXT_ID_14	EXT_ID_13	EXT_ID_12	EXT_ID_11	EXT_ID_10	EXT_ID_9	EXT_ID_8	EXT_ID_7	EXT_ID_6	EXT_ID_5	EXT_ID_4	EXT_ID_3	EXT_ID_2	EXT_ID_1	EXT_ID_0
Group							Selecti	ve Wa	keup S	ettings	5				•	
							Conti	ol reg	ister 8	, data						
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	R	leserve	ed	ID_10	ID_9	ID_{-8}	ID_7	ID_6	ID_{-5}	$ID_{-}4$	ID_{-3}	ID_2	ID_1	ID_0	EXT_ID_17	EXT_ID_16
Group						•	Selecti	ve Wa	keup S	ettings	5					
		Control register 9, data														
Default	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													0	
Function					R	eserve	ed					CAN_IDE	DLC_3	DLC_2	DLC_1	DLC_0
Group							Selecti	ve Wa	keup S	ettings	6					
							Contr	ol regi	ster 10), data					1	
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function				Data I	Byte 2							Data I	Byte 1			
Group							Selecti		-	-						
							Contr	ol regi	ster 11	l, data					1	
Default											0					
Function	Data Byte 4 Data Byte 3 Selective Wakeup Settings															
Group									-	-						
							Contro	-								
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function				Data	Byte 6		Solooti		kour	otting		Data I	Byte 5			
Group							Selecti	ve vva	reap S	eungs	>					

Table 76. Overview of control register data bytes (continued)



	Table 76. Overview of control register data bytes (continued)1 st data byte <15:8>2 nd data byte <7:0>															
			1 st (data by	/te <1	5:8>					2 nd	data k	oyte <7	/:0>		
							Contro	ol regi	ster 13	8, data						
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function				Data I	Byte 8	•						Data I	Byte 7			
Group							Selecti	ve Wal	keup S	ettings	6					
							Contro	ol regi	ster 14	I, data						
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	EXT_ID_ Mask_15	EXT_ID_ Mask_14	EXT_ID_ Mask_13	EXT_ID_ Mask_12	EXT_ID_ Mask_11	EXT_ID_ Mask_10	EXT_ID_ Mask_9	EXT_ID_ Mask_8	EXT_ID_ Mask_7	EXT_ID_ Mask_6	EXT_ID_ Mask_5	EXT_ID_ Mask_4	EXT_ID_ Mask_3	EXT_ID_ Mask_2	EXT_ID_ Mask_1	EXT_ID_ Mask_0
Group							Selecti	ve Wal	keup S	ettings	6					
							Contro	ol regi	ster 15	i, data						
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	R	Reserved 0 6 8 2 9 9 4 8 7 9 4 8 7 8 8 7 9 4 8 7 8 8 7 8 8 8 7 9<													EXT_ID_ Mask_17	EXT_ID_ Mask_16
Group							Selecti	ve Wal	keup S	ettings	6					
							Contro	ol regi	ster 16	6, data						
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	CR16_30	CR16_21	CR16_20	CR16_14	CR16_13	CR16_12	CR16_11	CR16_10	Reserved	Samp 2	Samp 1	Samp 0	Reserved	BR1	BR2	SW_EN
Group							Selecti	ve Wal	keup S	ettings	6					
							Contro	ol regi	ster 34	l, data						
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Function	Reserved													WD_EN		
							Contro	ol Regi	ster 3	5, data	I					
Defaults	0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1												1	0		
Function				R	eserve	ed				CR35_25	CR35_24	CR35_23	CR35_22	CR35_21	CR35_20	CR35_10



		lä	able /	6. Uve	erviev	V OT CO	ontrol	regis	ter da	ita by	es (c	ontini	iea)			
			1 st (data b	yte <1	5:8>					2 nd	data k	oyte <7	′:0>		
		Configuration Register, data														
Defaults	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0	0	
Function		Reserved												TRIG		

 Table 76. Overview of control register data bytes (continued)

Note: Reserved bit must be kept at their default values. Writing to other register address is not allowed

6.2.3 Control Register 1

Table 77. Control register 1: command and data bytes

		Com	mand	byte				1 st data byte	2 nd data byte
Read	/write			Addr	ess				
х	х	0	0	0	0	0	1	Data, 8bit	Data, 8 bit

Table 78. Control register 1, data bytes

								-			-					
			1 st d	ata b	yte <1	5:8>					2 nd (data k	oyte <	7:0>		
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	OUTHS_2	1_SHTUO	OUT4_2	OUT4_1	OUTHS_EXT	OUT3	OUT2	OUT1	REL2	REL1	V2_2	V2_1	Parity	STBY_SEL	GO_STBY	Trig
Group		HS control								LS C	Output	, V2 a	nd mo	ode co	ontrol	

Table 79. Control register 1, bits

Bit	Name			Comr	nent						
15	OUTHS	Select mode o	f OUTHS								
14		OUTHS_EXT	OUTHS_EXT OUTHS_2 OUTHS_1								
		0	0	0	HS off						
		0									
		0	1	0	HS controlled by PWM4	Active and standby					
		0	1	1	HS cyclic on with Timer 2	mode					
		1	1	0	PWM3						
		1	х	1	HS on						



				gister i, bii	ts (continued)
Bit	Name			Com	nent
13	OUT4	Select mode	of OUT4		
12		OUT4_2	OUT4_1		Mode
		0	0	HS off	
		0	1	HS on	
		1	0	HS controlled by PWM4	Active and standby mode
		1	1	HS cyclic on with Timer 2	
					<u>.</u>
11	OUTHS_EXT	Extended fun	ction of OUTH	S; see OUT⊦	IS
10	OUT3	Select mode	of OUT3	1	1
		OUT3		Mode	
		0	Select FSO	Active and standby mode	
		1	Select PWM3		
9	OUT2	Select mode	of OUT2		
		OUT2		Mode]
		0	Select PWM2	Active and	
		1	Select timer2	standby mode	
8	OUT1	Select mode	of OUT1		1
		OUT1		Mode	•
		0	Select PWM1	Active and standby	
		1	Select timer1	mode	

Table 79. Control register 1, bits (continued)



	Table 79. Control register 1, bits (continued)												
Bit	Name			Comr	nent								
7	REL2	Select mode of	of REL2										
		REL2		Mode									
		0	REL2 off	Active and standby mode									
		1	REL2 on	Active mode									
6	REL1	Select mode o	of REL1										
		REL1	REL1 Mode										
		0	REL1 off										
		1	REL1 on	Active mode									
_													
5	V ₂			1									
4		V _{2_2}	V _{2_1}										
4		V _{2_2}	V _{2_1}	V ₂ OFF in a	ll modes								
4				-	tive mode; OFF in								
4		0	0	V ₂ ON in ac V ₁ /V _{Bat_stan} V ₂ ON in Ac	tive mode; OFF in								
4		0	0	V ₂ ON in ac V ₁ /V _{Bat_stan} V ₂ ON in Ac	tive mode; OFF in _{dby} mode stive/V _{1—standby} mode; _ _{standby} mode								
4		0 0 1	0 1 0	V_2 ON in ac V_1/V_{Bat_stan} V_2 ON in Ac OFF in V_{Bat}	tive mode; OFF in _{dby} mode stive/V _{1—standby} mode; _ _{standby} mode								
3	Parity	0 0 1 1	0 1 0 1	V_2 ON in ac $V_1/V_{Bat_{stan}}$ V_2 ON in Ac OFF in V_{Bat} V_2 ON in all	tive mode; OFF in _{dby} mode stive/V _{1—standby} mode; _ _{standby} mode								
	Parity	0 0 1 1 The Stby_sel a The bits Stby_	0 1 0 1 and Go_stby b sel, Go_stby a command is ig	V_2 ON in ac V_1/V_{Bat_stan} V_2 ON in Ac OFF in V_{Bat} V_2 ON in all pits are protect and Parity mugnored and th	tive mode; OFF in dby mode tive/V _{1-standby} mode; _standby mode modes cted by a parity check ust represent an even numbre ne Communication Error bit								
	Parity	0 0 1 1 The Stby_sel a The bits Stby_ otherwise the	0 1 0 1 and Go_stby b sel, Go_stby a command is ig	V_2 ON in ac V_1/V_{Bat_stan} V_2 ON in Ac OFF in V_{Bat} V_2 ON in all pits are protect and Parity mugnored and th	tive mode; OFF in dby mode tive/V _{1-standby} mode; _standby mode modes cted by a parity check ust represent an even numbre ne Communication Error bit								
	Parity	0 0 1 1 The Stby_sel a The bits Stby_ otherwise the Global Status	0 1 0 1 and Go_stby b sel, Go_stby a command is ig Register. Follo	V_2 ON in ac V_1/V_{Bat_stan} V_2 ON in Ac OFF in V_{Bat} V_2 ON in all pits are protect and Parity mugnored and the powing are the	tive mode; OFF in dby mode tive/V _{1-standby} mode; _standby mode modes ted by a parity check ust represent an even numb he Communication Error bit valid settings								
	Parity	0 0 1 1 The Stby_sel a The bits Stby_ otherwise the Global Status Parity	0 1 0 1 and Go_stby b sel, Go_stby a command is ig Register. Follo	V_2 ON in ac V_1/V_{Bat_stan} V_2 ON in Ac OFF in V_{Bat} V_2 ON in all pits are protect and Parity mu gnored and the bwing are the GO_STBY	tive mode; OFF in dby mode tive/V _{1-standby} mode; _standby mode modes ted by a parity check ust represent an even numb the Communication Error bit valid settings Command								
	Parity	0 0 1 1 The Stby_sel a The bits Stby_ otherwise the Global Status Parity 0	0 1 0 1 and Go_stby b sel, Go_stby a command is ig Register. Follo STBY_SEL 1	V_2 ON in ac V_1/V_{Bat_stan} V_2 ON in Ac OFF in V_{Bat} V_2 ON in all pits are protect and Parity mu gnored and the bwing are the GO_STBY 1	tive mode; OFF in dby mode ctive/V _{1-standby} mode; _standby mode modes cted by a parity check ust represent an even numbre valid settings Command Go to V _{1-standby}								
	Parity	0 0 1 1 The Stby_sel a The bits Stby_ otherwise the Global Status Parity 0 1	0 1 0 1 and Go_stby b sel, Go_stby a command is ig Register. Follo STBY_SEL 1 0	V ₂ ON in ac V ₁ /V _{Bat_stan} V ₂ ON in Ac OFF in V _{Bat} V ₂ ON in all bits are protect and Parity mu gnored and the bits are the GO_STBY 1	tive mode; OFF in dby mode tive/V _{1-standby} mode; _standby mode modes ted by a parity check ust represent an even numbre communication Error bit valid settings Command Go to V _{1-standby} Go to V _{Bat_standby}								

Table 79. Control register 1, bits (continued)



Bit	Name		Comment								
2	STBY_SEL	Select stand	elect standby mode								
		0	V _{Bat_standby} mode								
		1	V _{1_standby} mode								
1	GO_STBY	Execute sta	ndby mode								
		0	No action								
		1	Execute standby mode								
0	TRIG	Trigger Bit f	or Watchdog								

Table 79. Control register 1, bits (continued)

6.2.4 Control Register 2

Table 80. Control register 2: command and data bytes

		Com	mand	byte	1 st data byte	2 nd data byte			
Read	/write			Addr	ess				
х	x x 0 0 0 0 1 0		Data, 8bit	Data, 8 bit					

Table 81. Control register 2, data bytes

			1 st d	ata b	yte <1	15:8>		2 nd data byte <7:0>								
Defaults	0	0	0	0	0	0	0	0	0	0	0	0		1	1	1
Function	peruesed		WU3_Filt_MSB	WU3_Filt_LSB	WU2_Filt_MSB	WU2_Filt_LSB	WU1_Filt_MSB	WU1_Filt_LSB	Reserved	WU3_Pu/Pd	WU2_Pu/Pd	WU1_Pu/Pd	Reserved	WU3_EN	WU2_EN	WU1_EN
Group			W	akeup	o cont	rol					W	akeup	o cont	rol		

Table 82. Control register 2, bits

Bit	Name	Comment
15	Reserved	Must be kept at default
14	Reserved	Must be kept at default



ет	сDI
21	SPL

Table 82. Control register 2, bits (continued)													
Bit	Name			Comment									
13, 12	WU3_Filt	Wakeup filter co	nfiguration										
11, 10	WU2_Filt	MSB	LSB										
9, 8	WU1_Filt	0	0	Static, 64 µs									
		0	1	Enabled with timer 2; 80 µs blank									
		1	0	Enabled with timer 2; 800 µs blank									
		1	1	Enabled with timer 1; 800 µs blank									
7	Reserved	Must be kept at	default										
6	WU3_Pu/Pd	Pull up or pull do	own configurati	on									
5	WU2_Pu/Pd	0	Pull down										
4	WU1_Pu/Pd	1	Pull up										
				-									
3	Reserved	Must be kept at	default										
2	WU3_EN	Enable Wake up	source										
1	WU2_EN	0	Disable										
0	WU1_EN	1	Enable										
			·	-									

Table 82. Control register 2, bits (continued)

6.2.5 Control Register 3

Table 83. Control register 3: command and data bytes

		Com	nand	byte	1 st data byte 2 nd data byte				
Read	/write			Addr	ess				
х	x x 0 0 0 0 1 1		Data, 8bit	Data, 8 bit					

Table 84.	Control	register	3, data	bytes
-----------	---------	----------	---------	-------

			1 st d	lata b	yte <1	5:8>		2 nd data byte <7:0>								
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
Function	Reserved	T1_On	T1_Per_MSB	T1_Per_LSB	Reserved	T2_On	T2_Per_MSB	T2_Per_LSB	Rese	erved	WD_time_MSB	WD_time_LSB	LIN_WU_En	CAN_WU_En	Wake_timer_en	Wake_timer_select
Group			Т	imer S	Setting	gs			W	atchd	og an	d cycl	ic wal	ke up	settin	gs



	Table 85. Control register 3, bits												
Bit	Name			C	Comment								
15	Reserved	Must be	kept at defa	ault									
14	T1_On	Timer 1 "	ON" time s	elections									
		0	10 ms										
		1	20 ms										
13	T1_Per_MSB	Timer 1 p	period selec	ction									
12	T1_Per_LSB			I	1								
		MSB	LSB										
		0	0	1 s									
		0	1	2 s									
		1	0	3 s									
		1	1	4 s									
		Timer 1 i	s restarted	with a valid w	rite command to control register 3								
11	Reserved	Must be	kept at defa	ault									
10	T2_On		ON" time s	election									
		0	0.1 ms										
		1	1 ms										
9	T2_Per_MSB	Timer 2 p	period selec	ction									
8	T2_Per_LSB				1								
		MSB	LSB										
		0	0	10 ms									
		0	1	20 ms									
		1	0	50 ms									
		1	1	200 ms									
					rite command to control register 3								
7	Reserved	Must be kept at default											
6	Reserved	Must be	kept at defa	ault									

Table 85. Control register 3, bits



					its (continued)
Bit	Name			C	Comment
5	WD_time_MSB	Trigger v	vindow sele	ction	
4	WD_time_LSB				
		MSB	LSB		
		0	0	10 ms	
		0	1	50 ms	
		1	0	100 ms	
		1	1	200 ms	
3	LIN_WU_En	Enable L	IN as wake	up source	
		0	Disabled		
		1	Enabled		
2	CAN_WU_En	Enable (CAN as wak	e up source	
		0	Disabled		
		1	Enabled		
1	Wake_timer_En	Enable v Mode (N	vake up by RESET)	timer from V _{1_}	$\{standby}$ mode (Interrupt) or $V_{Bat_standby}$
		0	Disabled		
		1	Enabled		
0	Wake_timer_select	Timer se	lection for t	imer interrupt	/ wake-up of µC by timer
		0	Timer 2		
		1	Timer 1		

Table 85. Control register 3, bits (continued)

6.2.6 Control Register 4

Table 86. Control register 4: command and data bytes

		Com	mand	byte		1 st data byte	2 nd data byte		
Read	/write			Addr	ess				
х	х	0	0	0	1	0	Data, 8bit	Data, 8 bit	

98/129



								<u> </u>	,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
			1 st d	ata b	yte <1	15:8>			2 nd data byte <7:0>							
Defaults	0	0	0	1	0	1	0	0	1	1	1	0	0	0	0	0
Function	Reserved	ICMP	OUTHS_rec_en	VLOCK_OUT_EN	Reserved	LS_OV/UV_shutdown_en	V1Reset_level_2	V1Reset_level_1	LIN_PU_EN	Reserved	Lin_TxD_Tout_En	CAN_ACT	CAN_Loop_En	Rese	erved	CAN_Rec_only
Group			С	ontro	l (othe	er)					Trar	isceiv	er set	tings		

Table 87. Control register 4, data bytes

Table 88. Control register 4, bits

Bit	Name		Comment							
15	Reserved	Must be kept at de	efault							
14	ICMP	V ₁ load current su	ipervision							
		0	Enabled; Watchdog is disabled in V_1 Standby when the $V_{1loadcurrent} < I_{cmpthreshold}$							
		1	Disabled; Watchdog is automatically disabled when $\rm V_1$ standby is entered							
13	OUTHS_rec_en	Overcurrent Auto	recovery mode for OUTHS							
		0	Disabled							
		1	Enabled							
12	VLOCK_OUT_EN	Voltage lock out: 0	OV/UV status							
		0	Overvoltage/undervoltage status recovers automatically when condition disappears							
		1	Overvoltage/undervoltage status is latched until a read and clear command is performed							
			·							
11	Reserved	Must be kept at de	efault							
10	LS_OV/UV shutdown_en	Shutdown of low-s	side drivers in case of overvoltage/undervoltage							
		0	No shutdown of low-sides in case of overvoltage/undervoltage							
		1	Shutdown low-sides in case of overvoltage/undervoltage							
			overvoltage/undervoltage							



		Table 88. Control register 4, bits (continued)									
Bit	Name		Com	nment							
9	V1Reset_level_1	Select reset level									
8	V1Reset_level_2										
		V1Reset_level_ 2	V1Reset_level_1	V1 reset level							
		0	0	4.6 V							
		0	1	4.35 V							
		1	0	4.1 V							
		1	1	3.8 V							
7	LIN_PU_EN	Enable internal LI	N pull up								
		0	No LIN master pul	l-up							
		1	LIN master pull-up								
6	Reserved	Must be kept at de	efault								
5	Lin_TxD_Tout_En	Enable / disable n	nonitoring via TxD								
		0	No TxD monitoring	TxD monitoring							
		1	TxD monitoring; LI TXDL is dominant	N transmitter is swi for t > 12 ms	tched off if						
4	CAN_ACT	Activate CAN tran	sceiver transceiver mode ti	ransition between '0	CAN Trx Standby'						
		Mode and 'Trx No	rmal' mode.		-						
			is automatically res r V _{Bat_standby} Mode		levice enters						
		0	CAN Trx Standby	Mode							
		1	Trx Normal Mode								
		See Section 2.9.1	for details.								
3	CAN_Loop_En	Enable looping of	ping of CANTX to CANRXD								
		0	No looping								
		1 TXDC is looped to RXDC									
	Deserved	Must be kept at d	-flt								
2	Reserved	Must be kept at de	erault								

Table 88. Control register 4, bits (continued)



Bit	Name		Comment										
0	CAN_Rec_only	Enable CAN rece	hable CAN receive only mode										
		0	CAN in transceiver mode	Active mode									
		1	CAN in receive only mode	Active mode									
			·										

Table 88. Control register 4, bits (continued)

6.2.7 Control Register 5

Table 89. Control register 5: command and data bytes

		Com	mand	byte		1 st data byte	2 nd data byte		
Read	/write			Addr	ess				
x x 0 0 0 1 0 1								Data, 8bit	Data, 8 bit

Table 90. Control register 5, data bytes

			1 st d	lata b	yte <1	5:8>			2 nd data byte <7:0>							
Defaults	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Function	Reserved	PWM2_OFF_DC_6	PWM2_OFF_DC_5	PWM2_OFF_DC_4	PWM2_OFF_DC_3	PWM2_OFF_DC_2	PWM2_OFF_DC_1	PWM2_OFF_DC_0	PWM_Freq	PWM1_ON_DC_6	PWM1_ON_DC_5	PWM1_ON_DC_4	PWM1_ON_DC_3	PWM1_ON_DC_2	PWM1_ON_DC_1	PWM1_ON_DC_0
Group			F	WM2	settir	ıg					Р	WM1	settin	g		



Table 91. Control register 5, bits

Bit	Name		Comment												
15	Reserved	Must be	e kept at	default											
14	PWM2_ OFF_DC_6	PWM2	duty cycl	е											
13	PWM2_ OFF_DC_5	PWM2 OFF_ DC_6	PWM2 OFF_ DC_5	PWM2 OFF_ DC_4	PWM2 OFF_ DC_3	PWM2 OFF_ DC_2	PWM2 OFF_ DC_1	PWM2 OFF_ DC_0	PWM2 duty cycle						
12	PWM2_ OFF_DC_4	1	1	1	1	1	1	1	0%, HS OFF						
11	PWM2_ OFF_DC_3	1	1	1	1	1	1	0	200/128 %						
10	PWM2_ OFF_DC_2	1	1	1	1	1	1	1	300/128 %						
9	PWM2_ OFF_DC_1														
8	PWM2_	0	0	0	0	0	1	0	12600/128 %						
	OFF_DC_0	0	0	0	0	0	0	1	12700/128 %						
		0	0	0	0	0	0	0	100% HS ON						
						l									
7	PWM_FREQ	Select F 0 1		quency											
7	PWM_FREQ PWM1_ ON_DC_6	0	PWM free 128 Hz												
	PWM1_	0	PWM free 128 Hz 256 Hz		PWM1 ON_ DC_3	PWM1 ON_ DC_2	PWM1 ON_ DC_1	PWM1 ON_ DC_0	PWM1 duty cycle						
6	PWM1_ ON_DC_6 PWM1_	0 1 PWM1 PWM1 ON_	PWM free 128 Hz 256 Hz duty cycl PWM1 ON_	e PWM1 ON_	ON_	ON_	ON_	ON_	-						
6	PWM1_ ON_DC_6 PWM1_ ON_DC_5 PWM1_	0 1 PWM1 PWM1 ON_ DC_6	PWM free 128 Hz 256 Hz duty cycl PWM1 ON_ DC_5	e PWM1 ON_ DC_4	ON_ DC_3	ON_ DC_2	ON_ DC_1	ON_ DC_0	cycle						
6 5 4	PWM1_ ON_DC_6 PWM1_ ON_DC_5 PWM1_ ON_DC_4 PWM1_	0 1 PWM1 PWM1 ON_ DC_6 1	PWM free 128 Hz 256 Hz duty cycl PWM1 ON_ DC_5 1	e PWM1 ON_ DC_4 1	ON_ DC_3	ON_ DC_2	ON_ DC_1 1	ON_ DC_0 1	cycle 100%, HS ON						
6 5 4 3	PWM1_ ON_DC_6 PWM1_ ON_DC_5 PWM1_ ON_DC_4 PWM1_ ON_DC_3 PWM1_	0 1 PWM1 PWM1 ON_ DC_6 1	PWM free 128 Hz 256 Hz duty cycl PWM1 ON_ DC_5 1 1	e PWM1 ON_ DC_4 1 1	ON_ DC_3 1	ON_ DC_2 1	ON_ DC_1 1	ON_ DC_0 1	cycle 100%, HS ON 12600/128 %						
6 5 4 3 2	PWM1_ ON_DC_6 PWM1_ ON_DC_5 PWM1_ ON_DC_4 PWM1_ ON_DC_3 PWM1_ ON_DC_2 PWM1_ ON_DC_1 PWM1_ ON_DC_1	0 1 PWM1 PWM1 ON_ DC_6 1	PWM free 128 Hz 256 Hz duty cycl PWM1 ON_ DC_5 1 1	e PWM1 ON_ DC_4 1 1	ON_ DC_3 1	ON_ DC_2 1 1	ON_ DC_1 1	ON_ DC_0 1	cycle 100%, HS ON 12600/128 %						
6 5 4 3 2 1	PWM1_ ON_DC_6 PWM1_ ON_DC_5 PWM1_ ON_DC_4 PWM1_ ON_DC_3 PWM1_ ON_DC_2 PWM1_ ON_DC_2	0 1 PWM1 0N_ DC_6 1 1 1	PWM free 128 Hz 256 Hz duty cycl PWM1 ON_ DC_5 1 1 1 1	e PWM1 ON_ DC_4 1 1 1	ON_ DC_3 1 1	ON_ DC_2 1 1 	ON_ DC_1 1 1	ON_ DC_0 1 0	cycle 100%, HS ON 12600/128 % 12500/128 %						



6.2.8 Control Register 6

Table 92. Control register 6: command and data bytes

		Com	mand	byte		1 st data byte	2 nd data byte		
Read	/write			Addr	ess				
x x 0 0 0 1 1 0								Data, 8bit	Data, 8 bit

Table 93. Control register 6, data bytes

			1 st d	ata b	yte <1	5:8>			2 nd data byte <7:0>							
Defaults	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Function	Reserved	PWM4_OFF_DC_6	PWM4_OFF_DC_5	PWM4_OFF_DC_4	PWM4_OFF_DC_3	PWM4_OFF_DC_2	PWM4_OFF_DC_1	PWM4_OFF_DC_0	Reserved	PWM3_ON_DC_6	PWM3_ON_DC_5	PWM3_ON_DC_4	PWM3_ON_DC_3	PWM3_ON_DC_2	PWM3_ON_DC_1	PWM3_ON_DC_0
Group			F	WM4	settir	ıg					P	WM3	settin	ng		

Table 94. Control register 6, bits

Bit	Name					Com	ment								
15	Reserved	Must be	e kept at	default											
14	PWM4_ OFF_DC_6	PWM4	VM4 duty cycle												
13	PWM4_ OFF_DC_5	PWM4 OFF_ DC_6	PWM4 OFF_ DC_5	PWM4 OFF_ DC_4	PWM4 OFF_ DC_3	PWM4 OFF_ DC_2	PWM4 OFF_ DC_1	PWM4 OFF_ DC_0	PWM4 duty cycle						
12	PWM4_ OFF_DC_4	1	1	1	1	1	1	1	0%, HS OFF						
11	PWM4_ OFF_DC_3	1	1	1	1	1	1	0	200/128 %						
10	PWM4_ OFF_DC_2	1	1	1	1	1	1	1	300/128 %						
9	PWM4_ OFF_DC_1														
8	PWM4_	0	0	0	0	0	1	0	12600/128 %						
	OFF_DC_0	0	0	0	0	0	0	1	12700/128 %						
		0	0	0	0	0	0	0	100% HS ON						
									·						
7	Reserved	Must be	e kept at	default											



103/129

Bit	Name	Comment											
6	PWM3_ ON_DC_6	PWM3	duty cycl	е									
5	PWM3_ ON_DC_5	PWM3 ON_ DC_6	PWM3 ON_ DC_5	PWM3 ON_ DC_4	PWM3 ON_ DC_3	PWM3 ON_ DC_2	PWM3 ON_ DC_1	PWM3 ON_ DC_0	PWM3 duty cycle				
4	PWM3_ ON_DC_4	1	1	1	1	1	1	1	100%, HS ON				
3	PWM3_ ON_DC_3	1	1	1	1	1	1	0	12600/128 %				
2	PWM3_ ON_DC_2	1	1	1	1	1	1	1	12500/128 %				
1	PWM3_ ON_DC_1												
0	PWM3_	0	0	0	0	0	1	0	200/128 %				
	ON_DC_0	0	0	0	0	0	0	1	100/128 %				
		0	0	0	0	0	0	0	0% HS OFF				

Table 94. Control register 6, bits (continued)

104/129



6.2.9 Control Register 7

Table 95. Control register 7: command and data bytes

		Com	mand	byte			1 st data byte	2 nd data byte	
Read	/write			Addr	ess				
х	x x 0 0 0 1 1 1							Data, 8bit	Data, 8 bit

Table 96. Control register 7, data bytes

			1 st d	ata b	yte <1	5:8>			2 nd data byte <7:0>							
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	EXT_ID_15	EXT_ID_14	EXT_ID_13	EXT_ID_12	EXT_ID_11	EXT_ID_10	EXT_ID_9	EXT_ID_8	EXT_ID_7	EXT_ID_6	EXT_ID_5	EXT_ID_4	EXT_ID_3	EXT_ID_2	EXT_ID_1	EXT_ID_0
Group						Se	electiv	ve Wa	keup	Settin	gs					

Table 97. Control register 7, bits

	1	Table 97. Control register 7, bits
Bit	Name	Comment
15	EXT_ID_15	
14	EXT_ID_14	
13	EXT_ID_13	
12	EXT_ID_12	
11	EXT_ID_11	
10	EXT_ID_10	
9	EXT_ID_9	Extended CAN Identifier
8	EXT_ID_8	Definition of which Extended CAN Identifier will wake up
7	EXT_ID_7	To run matching on Extended CAN Identifier also CAN IDE (Control Register 9
6	EXT_ID_6	must be set)
5	EXT_ID_5	
4	EXT_ID_4	
3	EXT_ID_3	
2	EXT_ID_2	
1	EXT_ID_1	
0	EXT_ID_0	



6.2.10 Control Register 8

Table 98. Control register 8: command and data bytes

		Com	mand	byte				1 st data byte	2 nd data byte
Read	/write			Addr	ess				
х	x x 0 0 1 0 0						Data, 8 bit	Data, 8 bit	

Table 99. Control register 8, data bytes

			1 st o	data b	yte <1	5:8>			2 nd data byte <7:0>							
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	Re	eserve	èd	1D_10	ID_9	ID_8	ID_7	ID_6		ID_4	ID_3	ID_2	ID_1	ID_0	EXT_ID_17	EXT_ID_16
Group		Selective Wakeup Settings														

Table 100. Control register 8, bits

Bit	Name	Comment
15	Reserved	
14	Reserved	Must be kept at default
13	Reserved	
12	ID_10	
11	ID_9	
10	ID_8	
9	ID_7	
8	ID_6	
7	ID_5	Standard CAN Identifier Definition of which Standard CAN Identifier will wake up
6	ID_4	
5	ID_3	
4	ID_2	
3	ID_1	
2	ID_0	
1	EXT_ID_17	Extended CAN Identifier
0	EXT_ID_16	Definition of which Extended CAN Identifier will wake up To run matching on Extended CAN Identifier also CAN IDE (Control Register 9 must be set)



6.2.11 Control Register 9

 Table 101. Control register 9: command and data bytes

		Com	mand	byte			1 st data byte	2 nd data byte
Read	/write			Addr	ess			
х	х	0	0	1	0	Data, 8 bit	Data, 8 bit	

Table 102. Control register 9, data bytes

			1 st (data b	yte <1	5:8>			2 nd data byte <7:0>							
Defaults	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													0	
Function					R	eservo	ed					CAN_IDE	DLC_3	DLC_2	DLC_1	DLC_0
Group		Selective Wakeup Settings														

Table 103. Control register 9, bits

Bit	Name		Comment
15	Reserved		
14	Reserved		
13	Reserved		
12	Reserved		
11	Reserved		
10	Reserved	Must be	e kept at default
9	Reserved		
8	Reserved		
7	Reserved		
6	Reserved		
5	Reserved		
4	CAN_IDE	CAN IE	DE bit
		1	CAN Identifier Matching based on CAN Extended Message Format
		0	CAN Identifier matching based on CAN Standard Message Format
3	DLC_3		
2	DLC_2		ength Code
1	DLC_1		the amount of Data Bytes used for the data matching. e values up to 8 Byte according to CAN message format
0	DLC_0		



6.2.12 Control Register 10

Table 104. Control register 10: command and data bytes

		Com	mand	byte			1 st data byte	2 nd data byte	
Read	/write			Addr	ess				
х	x x 0 0 1 0 1 0							Data, 8 bit	Data, 8 bit

Table 105. Control register 10, data bytes

			1 st o	data by	yte <1	5:8>			2 nd data byte <7:0>						
Defaults	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								0	0				
Function		Data Byte2 Data Byte1													
Group		Selective Wakeup Settings													

Table 106. Control register 10, bits

Bit	Name	Comment						
15 - 8	Data Byte2	Data field for data matching						
7 - 0	Data Byte1	Data field for data matching						

6.2.13 Control Register 11

Table 107. Control register 11: command and data bytes

		Com	mand	byte	1 st data byte	2 nd data byte			
Read	Read/write Address								
х	x x 0 0 1 0 1		1	Data, 8 bit	Data, 8 bit				

Table 108. Control register 11, data bytes

			1 st o	data by	yte <1	5:8>		2 nd data byte <7:0>								
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function		Data Byte4 Data Byte3														
Group		Selective Wakeup Settings														

Table 109. Control register 11, bits

Bit	Name	Comment							
15 - 8	Data Byte4	Data field for data matching							
7 - 0	Data Byte3	Data field for data matching							



6.2.14 Control Register 12

Table 110. Control register 12: command and data bytes

		Com	mand	byte		1 st data byte	2 nd data byte		
Read	Read/write Address								
х	x x 0 0 1 1 0 0		Data, 8 bit	Data, 8 bit					

Table 111. Control register 12, data bytes

			1 st (data by	yte <1	5:8>			2 nd data byte <7:0>							
Defaults	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								0	0	0				
Function		Data Byte6 Data Byte5														
Group		Selective Wakeup Settings														

Table 112. Control register 12, bits

Bit	Name	Comment						
15 - 8	Data Byte6	Data field for data matching						
7 - 0	Data Byte5	Data field for data matching						

6.2.15 Control Register 13

Table 113. Control register 13: command and data bytes

		Com	mand	byte	1 st data byte	2 nd data byte			
Read	Read/write Address								
х	x x 0		0	1	1	1 0 1		Data, 8 bit	Data, 8 bit

Table 114. Control register 13, data bytes

			1 st (data by	yte <1	5:8>			2 nd data byte <7:0>							
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function		Data Byte8 Data Byte7														
Group		Selective Wakeup Settings														

Table 115. Control register 13, bits

Bit	Name	Comment
15 - 8	Data Byte8	Data field for data matching
7 - 0	Data Byte7	Data field for data matching



109/129

6.2.16 Control Register 14

Table 116. Control register 14: command and data bytes

		Com	mand	byte			1 st data byte	2 nd data byte	
Read	/write			Addr	ess				
x x 0 0 1 1 1 0								Data, 8 bit	Data, 8 bit

Table 117. Control register 14, data bytes

			1 st d	data b	yte <1	5:8>			2 nd data byte <7:0>								
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Function	EXT_ID_MSK_15	EXT_ID_MSK_14	EXT_ID_MSK_13	EXT_ID_MSK_12	EXT_ID_MSK_11	EXT_ID_MSK_10	EXT_ID_MSK_9	EXT_ID_MSK_8	EXT_ID_MSK_7	EXT_ID_MSK_6	EXT_ID_MSK_5	EXT_ID_MSK_4	EXT_ID_MSK_3	EXT_ID_MSK_2	EXT_ID_MSK_1	EXT_ID_MSK_0	
Group						Se	electiv	ve Wa	keup	Settin	gs						

Table 118. Control register 14, bits

Bit	Name		Comment	
15	EXT_ID_MSK_15	Maskin	g Bits for Extended CAN Identifier	
14	EXT_ID_MSK_14	1	Extended CAN Identifier Bit is ignored for matching	
13	EXT_ID_MSK_13	0	Extended CAN Identifier Bit is matched	
12	EXT_ID_MSK_12	To run	matching on Extended CAN Identifier also CAN_IDE (Control	
11	EXT_ID_MSK_11	Registe	er 9 must be set)	
10	EXT_ID_MSK_10			
9	EXT_ID_MSK_9			
8	EXT_ID_MSK_8			
7	EXT_ID_MSK_7			
6	EXT_ID_MSK_6			
5	EXT_ID_MSK_5			
4	EXT_ID_MSK_4			
3	EXT_ID_MSK_3			
2	EXT_ID_MSK_2			
1	EXT_ID_MSK_1			
0	EXT_ID_MSK_0			



Downloaded from Arrow.com.

6.2.17 Control Register 15

Table 119. Control register 15: command and data bytes

		Com	mand	byte				1 st data byte	2 nd data byte
Read	/write			Addr	ess				
х	х	0	0	1	1	1	Data, 8bit	Data, 8 bit	

Table 120. Control register 15, data bytes

								-								
		1 st data byte <15:8> 2 nd data byte <7:0>														
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	Re	eserve	ed	ID_MSK_10	ID_MSK_9	ID_MSK_8	ID_MSK_7	ID_MSK_6	ID_MSK_5	ID_MSK_4	ID_MSK_3	ID_MSK_2	ID_MSK_1	ID_MSK_0	EXT_ID_MSK_17	EXT_ID_MSK_16
Group						Se	electiv	ve Wa	keup	Settin	gs					

Table 121. Control register 15, bits

Bit	Name		Comment
15	Reserved		
14	Reserved	Must b	e kept at default
13	Reserved		
12	ID_MSK_10	Maskin	g Bits for Standard CAN Identifier
11	ID_MSK_9	1	Standard CAN Identifier Bit is ignored for matching
10	ID_MSK_8	0	Standard CAN Identifier Bit is matched
9	ID_MSK_7		
8	ID_MSK_6		
7	ID_MSK_5		
6	ID_MSK_4		
5	ID_MSK_3		
4	ID_MSK_2		
3	ID_MSK_1		
2	ID_MSK_0		
1	EXT_ID_MSK_17	Maskir	g Bits for Extended CAN Identifier
0	EXT_ID_MSK_16	1	Extended CAN Identifier Bit is ignored for matching
		0	Extended CAN Identifier Bit is matched
			matching on Extended CAN Identifier also CAN_IDE (Control er 9 must be set)



6.2.18 Control Register 16

Table 122. Control register 16: command and data bytes

		Com	mand	byte				1 st data byte	2 nd data byte
Read	/write			Addr	ess				
х	х	0	1	0	0	0	Data, 8 bit	Data, 8 bit	

Table 123. Control register 16, data bytes

			1 st (data b	yte <1	5:8>					2 nd (data k	oyte <	7:0>		
Defaults	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Function	CR16_30	CR16_21	CR16_20	CR16_14	CR16_13	CR16_12	CR16_11	CR16_10	Reserved	Sample_2	Sample_1	Sample_0	Reserved	BR_1	BR_0	SW_EN
Group		Selective Wakeup Settings														

Table 124. Control register 16, bits

Bit	Name			Co	mment
15	CR16_30 ⁽¹⁾				
14	CR16_21	Ī			
13	CR16_20				
12	CR16_14	Must be kep	t at dafault		
11	CR16_13	wust be kep			
10	CR16_12	Ī			
9	CR16_11				
8	CR16_10				
7	Reserved	Must be kep	ot at default		
6	Sample_2	Sample poir	nt		
5	Sample_1	Sample_2	Sample_1	Sample_0	Sample point
4	Sample_0	0	0	0	71.5 %
		0	0	1	73.5 %
		0	1	0	75.5 %
		0	1	1	77.5 %
		1	0	0	79.5 %
		1	0	1	81.5 % (Optimum sample point ⁽²⁾)
		1	1	0	83.5 %
		1	1	1	85.5 %
					·



Bit	Name			Comment									
3	Reserved	Must be kep	t at default										
2	BR_1	CAN baud r	ate										
1	BR_0	BR_1	BR_0	Baud rate									
		0	0 0 500 kbit/s 0 1 250 kbit/s										
		0											
		1	0	Oscillator stopped (see Oscillator monitoring)									
		1	1	125 kbit/s									
0	SW_EN ⁽³⁾	Selective W	akeup Enab	le									
		0	No selectiv	e wakeup									
		1	1 Selective wakeup enabled										
		See Section	2.9.2										

Table 124. Control register 16, bits (continued)

 Changing the default configuration of CR16 (bits 1 to 15) is only possible when selective wake is disabled (SW_EN = 0). Setting SW_EN = 0 is always possible. Setting SW_EN = 1 must follow the procedure as described in Section 2.9.2.

2. The sampling point bits [6:4] have to be programmed to "101" (81.5%) before enabling the selective wakeup feature.

3. SW_EN enables CAN WUF independently from the status of CAN_WAKE_EN.

6.2.19 Control Register 34

Table 125. Control register 34: command and data bytes

		Com	mand	byte			1 st data byte	2 nd data byte	
Read	/write			Addr	ess				
х	х	1	0	0	0	0	Data, 8 bit	Data, 8 bit	

Table 126. Control register 34, data bytes

		1 st data byte <15:8> 2 nd data byte <7:0>														
Defaults	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1														1
Function							R	eserve	əd							WD_EN
Group						Se	electiv	re Wa	keup	Settin	gs					

	Table 127. Control register 34, bits									
Bit	Name		Comment							
15	Reserved									
14	Reserved	Ī								
13	Reserved	Ī								
12	Reserved									
11	Reserved	Ī								
10	Reserved	Ī								
9	Reserved									
8	Reserved	Must be kep	t at default							
7	Reserved									
6	Reserved									
5	Reserved									
4	Reserved									
3	Reserved									
2	Reserved									
1	Reserved									
0	WD_EN	Watchdog e	nabled bit							
		0	Watchdog disabled							
		1	Watchdog enabled							
		Writing to th See Section	is bit is only possible during CAN Flash Mode (V _{TxDL} > V _{Flash}). 2.2.2: Flash Mode.							

Table 127. Control register 34, bits



6.2.20 Control Register 35

Table 128. Control register 35: command and data bytes

		Com	mand	byte	1 st data byte	2 nd data byte			
Read	/write			Addr					
х	x 1 0 0 0 1 1						1	Data, 8 bit	Data, 8 bit

Table 129. Control register 35, data bytes

		1 st data byte <15:8>										2 nd data byte <7:0>						
Defaults	0	0 0 0 0 0 0 0 0 0							0	0	1	1	0	1	1	0		
Function		Reserved									CR35_24	CR35_23	CR35_22	CR35_21	CR35_20	CR35_10		
Group		Selective Wakeup Settings																

Table 130. Control register 35, bits

Bit	Name	Comment
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	Must be kept at default
10	Reserved	
9	Reserved	
8	Reserved	
7	Reserved	
6	CR35_25	
5	CR35_24	
4	CR35_23	Must be kept at default
3	CR35_22	Must be kept at default
2	CR35_21	
1	CR35_20	
0	CR35_10	Must be kept at default



6.2.21 Overview status register

			٦	Table '	131. 0	vervi	ew of	status	s regi	ster d	ata by	/tes				
			1 st	data b	yte <1	5:8>					2 nd	data k	oyte <7	/:0>		
						St	atus re	egister	1, dat	a <15:	0>					
Function	OL_HS	OL_OUT4	OL_OUT3	OL_OUT2	OL_OUT1	UV	V2_fail	V2_short	ov	OC_HS	OC_OUT4	OC_OUT3	OC_OUT2	OC_OUT1	OC_REL2	OC_REL1
Group				Diagn	osis 1				Diagnosis 2							
						St	atus re	egister	2, dat	a <15:	0>					
Function	WU3_state	WU2_state	WU1_state	WU3_wake	WU2_wake	WU1_Wake	Wake_CAN	Wake_LIN	Wake_Timer_int	LIN_perm_dom	LIN_TxD_perm_dom	LIN_perm_rec	CAN_RxD_ perm_rec	CAN_perm_rec	CAN_perm_dom	CAN_TxD_ perm_dom
Group				Diagn	osis 3				Diagnosis 4							
	Status register 3, data <15:0>															
Function	TSD1	TW	Device_state	Device_state	V1_fail	V1_restart	V1_restart	V1_restart	WD_fail	WD_fail	WD_fail	WD_fail	Forced_sleep_WD	Forced_sleep_ TSD2_SHTV1	WD_timer_state	WD_timer_state
Group				Diagn	osis 5				Diagnosis 6							
						St	atus re	egister	4, dat	a <15:	0>					
Function	sWRD_15 SWRD_14 SWRD_14 SWRD_13 SWRD_12 SWRD_10 SWRD_9 SWRD_9							SWR_D 8	SWRD_7	SYS_ERR	TX_SYNC	CAN_TO	WUP	WUF	CAN_silent	FD_ERR
Group				Diagn	osis 7							Diagr	iosis 8			
	Status register 5, data <15:0>															
Function	n Reserved HE C N1 - 7 HE C N1						FECNT_0	OSC_FAIL	Rese	erved		С	osc_Mo	'n		
Group				Diagn	osis 9							Diagn	osis 10			

Table 131. Overview of status register data bytes



ST SPI

6.2.22 Global status register

The Global Error Flag is set once the watchdog failure counter (SR3<7:4>) is unequal to 0 (see also Section 2.5: Fail Safe Mode).

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Global error flag ⁽¹⁾	Communication error ⁽²⁾	NOT (chip reset or comm error) ⁽³⁾	TSD2 ⁽⁴⁾	TSD1	V1 Fail	V _S Fail (OV/UV) ⁽⁵⁾	Fail safe ⁽⁶⁾	Hex value
Active high/low	High	High	Low	High	High	High	High	High	
Default value in Normal Mode - after correct WD trigger or after Read & Clear on Error Flags	0	0	1	0	0	0	0	0	20
Power ON	1	0	0	0	0	0	0	0	80
Power ON weak battery ⁽⁷⁾	1	0	0	0	0	0	1	0	82
Communication error	1	1	0	0	0	0	0	0	C0
V _S overvoltage or undervoltage	1	0	1	0	0	0	1	0	A2
WD failure	1	0	1	0	0	0	0	1	A1
SPI Error (DI Stuck)	1	0	1	0	0	0	0	1	A1
TSD1	1	0	1	0	1	0	0	0	A8
TSD2	1	0	1	1	1	0	0	1	B9
V1 Fail	1	0	1	0	0	1	0	0	A4
Other Device Failure ⁽⁸⁾	1	0	1	0	0	0	0	0	A0

Table 132.	Global status	register
------------	----------------------	----------

 The following Status Bits are reported in the Global Error Flag: Global Status Register: Bits 6-0 Status Register 1: Bits 10-0 Status Register 3: Bits 15, 11, 7-2

2. Communication Error: invalid number of CLOCK cycles during CSN low or failed parity check on standby command.

- 3. Cleared with CLR command on SR3.
- 4. Cleared with "READ and CLEAR" on SR3 (-> TSD1)
- 5. Diagnosis bit only, V_S Fail is not a Fail-Safe event; cleared by Read&Clear. Bit is automatically cleared at (V_S > V_{SUV}) and (V_S < V_{SOV}) if Vlock_out_en = 0
- 6. Cleared with a valid WD trigger (WD fail) or by clearing the corresponding status register related to failure. It is recommended that the microcontroller does not enter standby mode, if a fail-safe event is indicated in the Global Status Register. The selective wake-up configuration in CR 7 to 15 has to be re-written before sending the standby command.
- 7. Slow V_S ramp-up (V_S undervoltage is filtered with 64µs after power-on reset)
- 8. The Global Error Flag is raised due to a failure condition which is not reported in the Global Status Register. The Failure is reported in the Status Registers 1-5



6.2.23 Status Register 1

		Tuble	100.														
		Com	mand	byte	1 st data byte	2 nd data byte											
Read	/write	write Address						Bit <15:8>	Bit <7:0>								
х	х	0 1 0 0 1				0	1	Data, 8bit	Data, 8 bit								

Table 133. Status register 1: command and data bytes

Table 134. Status register 1, data bytes

			1 st (data b	yte <1	15:8>			2 nd data byte <7:0>							
Function	OL_HS	OL_OUT4	OL_OUT3	OL_OUT2	OL_OUT1	UV	V2_fail	V2_short	ov	OC_HS	OC_OUT4	OC_OUT3	OC_OUT2	OC_OUT1	OC_REL2	OC_REL1
Group				Diagn	osis 1							Diagn	osis 2	<u>)</u>		

Table 135. Status register 1, bits

Bit	Name	Comment		nformation storage				
			-					
15	OL_HS							
14	OL_OUT4							
13	OL_OUT3	Open-load event occurred since last read out	Bit is latched unti	l a "read and clear" access				
12	OL_OUT2							
11	OL_OUT1							
10	UV							
			VLOCKOUTEN (CR4)	Information storage				
		Under voltage event on V_S occurred since last read out	0	automatically reset when UV condition disappears				
			1	Bit is latched until a "read and clear" access				
9	V2_fail	V_2 fail ($V_2 < 2$ V for t> 2 µs) event occurred since last readout	Bit is latched unti	I a "Read and clear" access				
8	V2_short	V_2 short (V_2 < 2 V for t > 4ms during start up) event occurred since last readout	Bit is latched until a "Read and clear" access					



Bit	Name	Comment	l	nformation storage				
7	OV							
			VLOCKOUTEN (CR4)	Information storage				
		Over voltage event on V_S occurred since last read out	0	automatically reset when OV condition disappears				
			1	Bit is latched until a "read and clear" access				
6	OC_HS							
5	OC_OUT4							
4	OC_OUT3							
3	OC_OUT2	Over current event occurred since last read out	Bit is latched until a "read and clear" access					
2	OC_OUT1							
1	OC_REL2							
0	OC_REL1							

Table 135. Status register 1, bits (continued)



6.2.24 Status Register 2

Command byte								1 st data byte	2 nd data byte
Read	Read/write Address						Bit <15:8>	Bit <7:0>	
х	х	0	1	0 0 1 0				Data, 8bit	Data, 8 bit

Table 136. Status register 2: command and data bytes

Table 137. Status register 2, data bytes

								3	•		. ,					
			1 st (data b	yte <1	5:8>					2 nd (data k	oyte <	7:0>		
Function	WU3_state	WU2_state	WU1_state	WU3_wake	WU2_wake	WU1_wake	Wake_CAN	Wake_LIN	Wake_Timer_int	LIN_perm_dom	LIN_TxD_perm_dom	LIN_perm_rec	CAN_RxD_perm_rec	CAN_perm_rec	CAN_perm_dom	CAN_TxD_perm_dom
Group				Diagn	iosis 3	3						Diagn	osis 4	ŀ		

Table 138. Status register 2, bits

Bit	Name	Comment	Information storage
15	WU3_state		
14	WU2_state	State of WUx input;	"Live bits" not clearable
13	WU1_state		
12	WU3_wake		
11	WU2_wake		
10	WU1_wake	Shows wake up source ('1' = wake-up)	Bits are latched until a "Read
9	WAKE_CAN ⁽¹⁾	Shows wake up source (1 = wake-up)	and clear" access
8	WAKE_LIN		
7	Wake_TIMER_int		



Downloaded from Arrow.com.

Bit	Name	Comment	Information storage
6	LIN_perm_DOM	LIN bus is dominant for t > 12 ms	
5	LIN_TxD_perm_DOM	TxDL pin is dominant for t > 12 ms; Transmitter is disabled	
4	LIN_perm_REC	LIN bus does not follow TxDL within 40 µs; Transmitter is disabled	
3	CAN_RxD_perm_rec	RxDC has not followed TxDC for 4 times; Transmitter is disabled	Bits are latched until a "Read and clear" access
2	CAN_perm_REC	CAN has not followed TxDC for 4 times; Transmitter is disabled	
1	CAN_perm_DOM	CAN bus is dominant for t > 700 μ s	
0	CAN_TxD_perm_DOM	TxDC pin is dominant for t > 700 μs; Transmitter is disabled	

Table 138. Status register 2, bits (continued)

1. The bit is set only if CAN_WU_EN = 1; the bit does not indicate a wake-up by CAN wake-up frame (WUF).

6.2.25 Status Register 3

Table 139. Status register 3: command and data bytes

		Com	mand	byte	1 st data byte	2 nd data byte			
Read	/write			Addr	ess			Bit <15:8>	Bit <7:0>
х	х	0	1	0	0	1	1	Data, 8bit	Data, 8 bit

Table 140	Status	register	3,	data	bytes
-----------	--------	----------	----	------	-------

					-			5	- , -							
			1 st d	ata b	yte <1	5:8>					2 nd (data k	oyte <	7:0>		
Function	TSD1	TW	Device_state_1	Device_state_0	V1_fail	V1_restart_2	V1_restart_1	V1_restart_0	WD_fail_3	WD_fail_2	WD_fail_1	WD_fail_0	Forced_sleep_WD	Forced_sleep_TSD2_SHTV1	WD_timer_state_1	WD_timer_state_0
Group				Diagn	osis 5	5						Diagn	osis 6	6		

Table 141. Status register 3, bits

Bit	Name	Comment	Information storage
15	TSD1	Thermal warning / shutdown1 occurred since last	Bit is latched until a
14	TW	readout	"read and clear access"



Bit	Name	Table 141. Statu	Comment	<u> </u>	Information storage					
13		State from which t								
12		Device state_2	Device state_2 Device state_1 V		Bit is latched until a "read and clear access" after a "read and clear access", the device					
	Device_state	0	0	Active	state is updated. After a wake up,					
		0	1	V _{1_standby}	device state is:					
		1	0	V _{Bat_standby}	01: V _{1_standby}					
		1	1	Flash	or 10: V _{Bat_standby}					
11	V1_fail	V ₁ fail (V ₁ < 2 V fo last read out	or t > 2 μs) event o	ccurred since	Bit is latched until a "read and clear access"					
10	V1_restart_2				Bits are not cleared					
9	V1_restart_1		Number of TSD2 events which caused a restart of V_1							
8	V1_restart_0	VBat_standby	events forces the	device into	automatically if no additional TSD2 event occurs within 1 min.					
7	WD_fail_3				Bits are not					
6	WD_fail_2		g watchdog trigger		clearable; is cleared					
5	WD_fail_1	watchdog trigger f	orces the device in	to V _{Bat_standby})	with a proper Watchdog trigger					
4	WD_fail_0				Watehoog ingger					
3	Forced_sleep_WD	Device was forced multiple watchdog	t to V _{Bat_standby} mo errors	ode because of	Bits are latched until a read and clear					
2	Forced_sleep_ TSD2_SHTV ₁	Device was forced shutdown events	to V _{Bat_standby} or or a short on V ₁ du	multiple thermal uring startup.	access					
1	WD_timer_state_1	Status of watchdo	Status of watchdog counter of selected watchdog							
0	WD_timer_state_0	timing								
		WD_timer_state _1	Bits are not							
		0	0 – 33%	clearable						
		0	33 - 66%							
		1	1 1 66 - 100%							

Table 141. Status register 3, bits (continued)



6.2.26 Status Register 4

Table 142. Status register 4: command and data bytes

		Com	nand	byte	1 st data byte	2 nd data byte			
Read	/write			Addr	ess			Bit <15:8>	Bit <7:0>
х	х	0	1	0	1	0	0	Data, 8bit	Data, 8 bit

Table 143. Status register 4, data bytes

			1 st (data b	yte <1	5:8>					2 nd (data k	oyte <	7:0>		
Function	SWRD_15	SWRD_14	SWRD_13	SWRD_12	SWRD_11	SWRD_10	SWRD_9	SWRD_8	SWRD_7	SYS_ERR	TX_ SYNC	CAN_TO	WUP	WUF	CAN_ silent	FD_ERR
Group				Diagn	iosis 5	5						Diagn	osis 6	6		

Table 144. Status register 4, bits

Bit	Name	Comment	Information storage
15	SWRD_15		
14	SWRD_14		
13	SWRD_13	Status flag for Read operation to Selective Wakeup	
12	SWRD_12	relevant Registers	
11	SWRD_11	0: Read not done 1: Read done	Automatically cleared by a write
10	SWRD_10	See also Section 2.10: Serial Peripheral Interface (ST	.,
9	SWRD_9	SPI Standard 3.0)	
8	SWRD_8		
7	SWRD_7		
6	SYS_ERR	This bit is a logical OR combination of NOT(SWRD_x) OR OSC_Fail OR FD_ERR The selective wake feature cannot be enabled (SW_EN = 1) if SYS_ERR = 1 In case of a SYS_ERR the selective wake-up feature is disabled (SW_EN = 0)	Live bit be updated while the change of SWRD_x, OSC_Fail and FD_ERR. If SWRD_x are all 1, OSC_Fail is 0 and FD_ERR is 0, this bit is 0, otherwise this bit is 1.
5	TX_SYNC	Status flag for Synchronous Reference oscillator of the Transceiver. Indicates that the last received frame was decoded correctly 0: Not synchron 1: Synchron	Live bit updated after each sent CAN frame



Bit	Name	Comment	Information storage
4	CAN_TO	CAN timeout, bit is set if there is no communication on the bus for longer than $t_{silence}$ $V_{bat_standby}$ Mode: CAN_TO indicates that there was a transition from PN_TRX_selective_sleep to TRX_SLEEP During TRX_STBY Mode (CAN_ACT = 0, Active Mode and $V_{1_standby}$ Mode ⁽¹⁾) this bit indicates a CAN communication timeout. An interrupt on RxDC/NINT is generated in this case.	Bit is latched until a read and clear access
3	WUP	Wake up flag for Remote Wake up pattern	Bit is latched until a read and clear access
2	WUF	Wake up flag for Remote Wake up Frame	Bit is latched until a read and clear access
1	CAN_Silent	Online monitoring bit to see if there is silence on the bus for longer than t _{silence} . This flag shows the actual status of the CAN bus (activity/silence). A microcontroller in Stop Mode may check this flag periodically	Auto cleared and set
0	FD_ERR	Frame Detect Error. This bit is set at overflow of the Frame Error Counter (FECNT) in SR5 In case of a Frame Detect Error, the device will wake up from PN_Trx_selective_sleep	Bit is latched until a read and clear access

Table 144. Status register 4, bits (continued)

1. It is recommended to clear the bit CAN_TO prior to transition into $\rm V_{1_standby}$ mode.



6.2.27 Status Register 5

Table 145. Status register 5: command and data bytes

		Com	mand	byte	1 st data byte 2 nd data byte				
Read	/write	Address						Bit <15:8>	Bit <7:0>
х	x 0 1 0 1 0 1		Data, 8bit	Data, 8 bit					

Table 146. Status register 5, data bytes

	1 st data byte <15:8>							2 nd data byte <7:0>					
Function	Reserved	FECNT_4	FECNT_3	FECNT_2	FECNT_1	FECNT_0	OSC_FAIL	Reserved	Osc_mon	Osc_mon	Osc_mon	Osc_mon	Osc_mon
Group	Diagnosis 5								Diagn	osis 6	5		

Table 147. Status register 5, bits

Bit	Name	Comment	Information storage		
15	Reserved				
14	Reserved	Must be kept at default			
13	Reserved				
12	FECNT_4	Frame Detect Error Counter			
11	FECNT_3	This counter is increased by 1 in case a frame was not received/decoded correctly (CRC error, stuff-bit			
10	FECNT_2	error, form error).	Live bit updated after		
9	FECNT_1	The counter is decreased by 1 with every frame which is decoded correctly	each sent CAN frame		
8	FECNT_0	If FECNT = 31, the next erroneous frame will wake- up the device, set FDERR = 1 and reset FECNT $x = 0$			
7	OSC_FAIL	OSC Failure Flag (used device internally)	Bit is latched until a read and clear access		
6	Reserved	Must be kept at default			
5	Reserved				
4 - 0	Osc_mon	Monitoring of internal oscillator (used internally)	Live bit updated after each sent CAN frame		



ST SPI

7 Package information

7.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

7.2 PowerSSO-36 mechanical data




Figure 44. PowerSSO-36 package dimensions

DocID024767 Rev 4



0	Millimeters							
Symbol	Min.	Тур.	Max.					
А	-	-	2.45					
A2	2.15	-	2.35					
a1	0	-	0.1					
b	0.18	-	0.36					
С	0.23	-	0.32					
D	10.10	-	10.50					
E	7.4	-	7.6					
e	-	0.5	-					
e3	-	8.5	-					
F	-	2.3	-					
G	-	-	0.1					
G1	-	-	0.06					
Н	10.1	-	10.5					
h	-	-	0.4					
k	0°	-	8°					
L	0.55	-	0.85					
Μ	-	4.3	-					
N	-	-	10 deg					
0	-	1.2	-					
Q	-	0.8	-					
S	-	2.9	-					
Т	-	3.65	-					
U	-	1.0	-					
Х	4.1	-	4.7					
Y	6.5	-	7.1					

Table 148. PowerSSO-36 mechanical data



8 Revision history

Date	Revision	Changes					
10-Jun-2013	1	Initial release.					
19-Sep-2013	2	Updated Disclaimer.					
03-Mar-2014	3	Updated Section 2.2.5: Interrupt Added Section : Oscillator monitoring Updated Section 2.9.4: Wake up by CAN Table 14: Supply and supply monitoring - V _{hyst_UV} : updated values Table 28: CAN transmitter and receiver: pins CANH and CANL: - V _{CANHdom} , V _{CANLdom} , V _{DIFF,domOUT} : updated test condition - V _{CM} : updated test condition and added note - V _{THdom} , V _{THdomLP} , V _{THrec} , V _{THrecLP} : added note Table 29: CAN transceiver timing: - t _{TXpd,hl} , t _{TXpd,hl} : updated test condition Table 91: Control register 5, bits: - PWM2 duty cycle, PWM1 duty cycle: updated values Table 94: Control register 6, bits: - PWM4 duty cycle, PWM3 duty cycle: updated values Table 124: Control register 16, bits: - SW_EN: added note - BR_0: updated comment Table 138: Status register 2, bits: - WAKE_CAN: added note Table 144: Status register 4, bits: - Removed note					
24-Apr-2014	4	Updated Section 2.2.2: Flash Mode					

Table 149. Document revision history

128/129



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

> ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID024767 Rev 4