

Absolute Maximum Rating

Symbol	Parameter	Max.	Units
I_D @ T_C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	110①	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	78	^
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Wire Bond Limited)	90	Α
I _{DM}	Pulsed Drain Current ②	440*	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.95	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy 3	160	m l
E _{AS} (Thermally limited)	Single Pulse Avalanche Energy ®	273	mJ
I _{AR}	Avalanche Current ②	Soo Fig 15, 16, 220, 22b	Α
E _{AR}	Repetitive Avalanche Energy ②	See Fig 15, 16, 23a, 23b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ hetaJC}$	Junction-to-Case ®		1.05	
$R_{ hetaJA}$	Junction-to-Ambient (PCB Mount) 9		50	°C/W
$R_{ heta JA}$	Junction-to-Ambient		110	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		48		mV/°C	Reference to 25°C, I _D = 1mA ②
D	Static Drain to Source On Desigtance		4.0	4.8	777 (1)	$V_{GS} = 10V, I_D = 66A$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance		5.2		mΩ	$V_{GS} = 6.0V, I_D = 33A$
$V_{GS(th)}$	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$
1	Drain-to-Source Leakage Current			1.0		$V_{DS} = 60V, V_{GS} = 0V$
I _{DSS}	Dialii-to-Source Leakage Current			150	μA	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
1	Gate-to-Source Forward Leakage			100	nΛ	$V_{GS} = 20V$
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	$V_{GS} = -20V$
R _G	Gate Resistance		2.4		Ω	

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 90A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- 3 Limited by T_{Jmax} , starting $T_J = 25$ °C, $L = 72\mu H$, $R_G = 50\Omega$, $I_{AS} = 66A$, $V_{GS} = 10V$.
- ⑤ Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- $^{\circ}$ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- $^{\circ}$ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- ® R_θ is measured at T_J approximately 90°C.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.please refer to application note to AN-994: http://www.irf.com/technical-info/appnotes/an-994.pdf
- ① Limited by T_{Jmax} , starting $T_J = 25$ °C, L = 1mH, $R_G = 50\Omega$, $I_{AS} = 23A$, $V_{GS} = 10V$.
- * Pulse drain current is limited at 360A by source bonding technology.



Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	200			S	$V_{DS} = 10V, I_{D} = 66A$
Q_g	Total Gate Charge		86	130		I _D = 66A
Q_{gs}	Gate-to-Source Charge		22		nC	V _{DS} = 30V
Q_{gd}	Gate-to-Drain Charge		27		IIC	V _{GS} = 10V
Q _{sync}	Total Gate Charge Sync. (Qg- Qgd)		59			
$t_{d(on)}$	Turn-On Delay Time		8.7			V _{DD} = 30V
t _r	Rise Time		38			I _D = 66A
$t_{d(off)}$	Turn-Off Delay Time		59		ns	$R_G = 2.7\Omega$
t _f	Fall Time		32			V _{GS} = 10V⑤
C _{iss}	Input Capacitance		4360			V _{GS} = 0V
C _{oss}	Output Capacitance		410			V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		260		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		410		1 '	V _{GS} = 0V, VDS = 0V to 48V⑦
Coss eff.(TR)	Output Capacitance (Time Related)		530			V _{GS} = 0V, VDS = 0V to 48V⑥

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)			110①		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ②			440*		integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage			1.2	V	$T_J = 25^{\circ}C, I_S = 66A, V_{GS} = 0V$ §
dv/dt	Peak Diode Recovery dv/dt⊕		11		V/ns	$T_J = 175^{\circ}C, I_S = 66A, V_{DS} = 60V$
4	Boyona Boooyany Timo		34		ns	$T_J = 25^{\circ}C$ $V_{DD} = 51V$
t _{rr}	Reverse Recovery Time		37		115	$T_J = 125^{\circ}C$ $I_F = 66A$,
0	Deverse Deservery Charge		36		2	$T_J = 25^{\circ}C$ di/dt = 100A/µs $\$$
Q_{rr}	Reverse Recovery Charge		47		nC	<u>T_J = 125°C</u>
I _{RRM}	Reverse Recovery Current		1.9		Α	$T_J = 25^{\circ}C$






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every

- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{imax} (assumed as 25°C in Figure 14, 15).

 t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13) PD (ave) = 1/2 ($1.3 \cdot BV \cdot I_{av}$) = $\Delta T / Z_{thJC}$

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

 $E_{AS (AR)} = P_{D (ave)} \cdot t_{av}$






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt




Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24a. Switching Time Test Circuit




Fig 24b. Switching Time Waveforms




Fig 25a. Gate Charge Test Circuit






Fig 25b. Gate Charge Waveform




D-Pak (TO-252AA) Package Outline Dimensions are shown in millimeters (inches)









- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].

A- LEAD DIMENSION UNCONTROLLED IN L5.

A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.

5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.

DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.

&- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.

9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S		DIMEN	ISIONS		Ŋ
M B	MILLIM	ETERS INCHES			O T
O L	MIN.	MAX.	MIN.	MAX.	E S
Α	2.18	2.39	.086	.094	
A1	-	0.13	-	.005	
b	0.64	0.89	.025	.035	
ь1	0.64	0.79	.025	.031	7
b2	0.76	1.14	.030	.045	
ь3	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	6
D1	5.21	-	.205	-	4
Е	6.35	6.73	.250	.265	6
E1	4.32	-	.170	-	4
е	2.29	BSC	.090	BSC	
Н	9.40	10.41	.370	.410	
L	1.40	1.78	.055	.070	
L1	2.74	BSC	.108	REF.	
L2	0.51	BSC	.020	BSC	
L3	0.89	1.27	.035	.050	4
L4	-	1.02	-	.040	
L5	1.14	1.52	.045	.060	3
ø	0,	10*	0.	10*	
ø1	0.	15*	0.	15*	
ø2	25°	35°	25°	35°	

LEAD ASSIGNMENTS

<u>HEXFET</u>

2.- DRAIN

4.- DRAIN

IGBT & CoPAK

IRFR120

IOR 116A

34

12

2.- COLLECTOR
3.- EMITTER
4.- COLLECTOR

PART NUMBER

YEAR 1 = 2001

DATE CODE

WEEK 16

A = ASSEMBLY SITE CODE


D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120 WITH ASSEMBLY LOT CODE 1234

> ASSEMBLED ON WW 16, 2001 IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position indicates "Lead-Free"

> "P" in assembly line position indicates "Lead-Free" qualification to the consumer-level



INTERNATIONAL


RECTIFIER


LOGO

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



I-Pak (TO-251AA) Package Outline Dimensions are shown in millimeters (inches)





- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- ⚠ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- ⚠- LEAD DIMENSION UNCONTROLLED IN L3.
- A- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION: INCHES.


S			Ŋ			
N B		MILLIM	ETERS	INC	HES	O T E S
C		MIN.	MAX.	MIN.	MAX.	E S
Α		2.18	2.39	.086	.094	
Α	1	0.89	1,14	.035	.045	
b		0.64	0.89	.025	.035	
b	1	0.65	0.79	.025	.031	6
bí	2	0.76	1.14	.030	.045	
ь	3	0.76	1.04	.030	.041	6
b,	4	4.95	5.46	.195	.215	4
С		0.46	0.61	.018	.024	
С	1	0.41	0.56	.016	.022	6
C.	2	0.46	0.89	.018	.035	
D)	5.97	6.22	.235	.245	3
D	1	5.21	-	.205	-	4
E		6.35	6.73	.250	.265	3
E	1	4.32	-	.170	-	4
е		2.29	BSC	.090	BSC	
L		8.89	9.65	.350	.380	
L	1	1.91	2.29	.045	.090	
Lź	2	0.89	1.27	.035	.050	4
L	3	0.89	1.52	.035	.060	5
Ø	1	0.	15°	0,	15°	
Ø,	2	25°	35°	25°	35*	

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN


I-Pak (TO-251AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




D-Pak (TO-252AA) Tape & Reel Information Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information[†]

Qualification Level		Industrial (per JEDEC JESD47F) ^{††}		
Moisture Sensitivity Level	D-Pak	MSL1		
	I-Pak	N/A		
RoHS Compliant	Yes			

- † Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/
- †† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comment
11/5/2014	 Updated E_{AS (L =1mH)} = 273mJ on page 2 Updated note 10 "Limited by T_{Jmax}, starting T_J = 25°C, L = 1mH, R_G = 50Ω, I_{AS} = 23A, V_{GS} =10V". on page 2 Updated package outline on page 9 & 10
12/17/2014	Added "IRFR7540TRLPbF" in orderable part number on page 1.



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA

To contact International Rectifier, please visit http://www.irf.com/whoto-call/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.