# Triple 128-Position Nonvolatile Variable Digital Resistor/Switch

### **ABSOLUTE MAXIMUM RATINGS**

Voltage on VCC Pin Relative to Ground.	0.5V to +6.0V
Voltage on SDA, SCL, A0, A1, A2	
Relative to Ground*	0.5V to $V_{CC} + 0.5V$
Voltage on H0, H1, and	
H2 Relative to Ground	0.5V to +6.0V
Current Through H0, H1, and H2	3mA

Operating Temperature Range	40°C to +85°C
Programming Temperature Range	0°C to +70°C
Storage Temperature Range	55°C to +125°C
Soldering Temperature	See J-STD-020 Specification

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc	(Note 1)	2.7		5.5	V
Input Logic 1	VIH		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	>
Input Logic 0	VIL		-0.3		0.3 x V <sub>CC</sub>	V
Resistor Current	I <sub>R</sub>				3	mA
Resistor Terminals H0, H1, H2		$V_{CC} = +2.7V \text{ to } +5.5V$	-0.3		+5.5	V

### DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +2.7V to +5.5V,  $T_A$  = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	MBOL CONDITIONS		TYP	MAX	UNITS
Input Leakage	ΙL	(Note 2)	-1		+1	μΑ
Standby Supply Current	lozny	V <sub>CC</sub> = 3V (Note 3)		95	200	
Standby Supply Current	ISTBY	V <sub>CC</sub> = 5V (Note 3)		145	200	μΑ
Low-Level Output Voltage (SDA)	V <sub>OL1</sub>	3mA sink current	0		0.4	\/
Low-Level Output Voltage (SDA)	V <sub>OL2</sub>	6mA sink current	0		0.6	V

## **ANALOG RESISTOR CHARACTERISTICS**

 $(V_{CC} = +2.7V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	OL CONDITIONS		TYP	MAX	UNITS
Absolute Linearity (Note 4)	INL	20kΩ resistor	-1		+1	LSB
Absolute Linearity (Note 4)	IINL	10kΩ resistor	-1		+1	LOD
Deletive Linearity (Nets 5)	DNI	20kΩ resistor	-0.5		+0.5	LSB
Relative Linearity (Note 5)	DNL	10kΩ resistor	-0.5		+0.5	LSB
Tomporature Coefficient (Note 6)		Position 7Fh (20kΩ resistor)	-200	+123	+400	nnm/0C
Temperature Coefficient (Note 6)		Position 7Fh (10kΩ resistor)	-150	+173	+450	ppm/°C



<sup>\*</sup>This voltage must not exceed 6.0V.

## **ANALOG RESISTOR CHARACTERISTICS (continued)**

 $(V_{CC} = +2.7V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Position 7Fh Resistance	D	$T_A = +25^{\circ}C (20k\Omega resistor)$	14.5	20	25.5	1.0
	RMAX	$T_A = +25^{\circ}C (10k\Omega resistor)$	8	10	12	kΩ
Position 00h Resistance	RMIN	T <sub>A</sub> = +25°C	200		500	Ω
High Impedance	RHIZ		5.5			МΩ

## **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +2.7V \text{ to } +5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS	
SCL Clock Frequency	foor	Fast mode	0	400	kHz	
(Note 7)	fscl	Standard mode	0	100	KITZ	
Bus Free Time between STOP	tour	Fast mode	1.3		μs	
and START Conditions (Note 7)	tBUF	Standard mode	4.7			
Hold Time (Repeated) START	tup 074	Fast mode	0.6			
Condition (Notes 7, 8)	thd:STA	Standard mode	4.0		μs	
Low Period of SCL Clock	t. 014	Fast mode	1.3			
(Note 7)	tLOW	Standard mode	4.7		μs	
High Period of SCL Clock	t	Fast mode	0.6		μs	
(Note 7)	tHIGH	Standard mode	4.0			
Data Hold Time	t	Fast mode	0	0.9		
Notes 7, 9) thD:DAT		Standard mode	0	0.9	μs	
Data Setup Time	4.	Fast mode	100		ns	
(Note 7)	tsu:DAT	Standard mode	250			
Chart Catrus Times	tsu:sta	Fast mode	0.6		μs	
Start Setup Time		Standard mode	4.7			
Rise Time of Both SDA and SCL	+=	Fast mode	20 + 0.1C <sub>B</sub>	300	200	
Signals (Note 10)	t <sub>R</sub>	Standard mode	20 + 0.1C <sub>B</sub>	1000	ns	
Fall Time of Both SDA and SCL	+	Fast mode	20 + 0.1C <sub>B</sub>	300		
Signals (Note 10)	tF	Standard mode	20 + 0.1C <sub>B</sub>	300	ns	
Setup Time for STOP Condition	to o o	Fast mode	0.6		μs	
	tsu:sto	Standard mode	4.0			
Capacitive Load for Each Bus Line	Св	(Note 10)		400	рF	
EEPROM Write Time	tw	(Note 11)	10	20	ms	
Startup Time	tst			2	ms	



### NONVOLATILE MEMORY CHARACTERISTICS

 $(V_{CC} = +2.7V \text{ to } +5.5V, T_A = +70^{\circ}C.)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Writes			50,000			


- Note 1: All voltages are referenced to ground.
- **Note 2:** Applies to A0, SDA, SCL for the DS3904 and A0, A1, A2, SDA, SCL for the DS3905. Also applies to H0, H1, H2 for both DS3904 and DS3905 when in the high-impedance state.
- **Note 3:** ISTBY specified with SDA = SCL = V<sub>CC</sub> and A0 = GND.
- **Note 4:** Absolute linearity is used to determine expected resistance. Absolute linearity is defined as the deviation from the straight line drawn from the value of the resistance at position 00h to the value of the resistance at position 7Fh.
- Note 5: Relative linearity is used to determine the change of resistance between two adjacent resistor positions.
- **Note 6:** Temperature coefficient specifies the change in resistance as a function of temperature. The temperature coefficient varies with resistor position. Limits are guaranteed by design.
- Note 7: A fast-mode device can be used in a standard-mode system, but the requirement tsu:DAT > 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tsmax + tsu:DAT = 1000ns + 250ns = 1250ns before the SCL line is released.
- **Note 8:** After this period, the first clock pulse is generated.
- **Note 9:** The maximum t<sub>HD:DAT</sub> has only to be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.
- Note 10: CB—total capacitance of one bus line in picofarads, timing referenced to 0.9 x V<sub>CC</sub> and 0.1 x V<sub>CC</sub>.
- **Note 11:** EEPROM write begins after a stop condition occurs.





# **Typical Operating Characteristics**


 $(V_{CC} = +5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$ 
























DALLAS / I / X | / V

# Typical Operating Characteristics (continued)

 $(V_{CC} = +5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



Downloaded from **Arrow.com**.

## **Pin Description**

NAME	Pl	IN	DESCRIPTION			
NAME	DS3904	DS3905	DESCRIPTION			
SDA	1	2	2-Wire Serial Data. Open-drain input/output for 2-wire data.			
SCL	2	3	2-Wire Serial Clock. Input for 2-wire clock.			
Vcc	3	4	Supply Voltage Terminal			
GND	4	5	Ground Terminal			
H2	5	6	Resistor 2 High Terminals			
H1	6	7	Resistor 1 High Terminals			
H0	7	8	Resistor 0 High Terminals			
A0	8	9	Address-Select Pin			
A1		1	Address-Select Pin (DS3905 Only)			
A2	_	10	Address-Select Pin (DS3905 Only)			

# Detailed Description

The DS3904/DS3905 contain three, 128-position, NV, low temperature coefficient, variable digital resistors. All three resistors also feature a Hi-Z function. The variable resistor registers (F8h, F9h, and FAh) are factory programmed with a default value of 7Fh. They are controlled through a 2-wire serial interface, and can serve as a low-cost replacement for designs using conventional trimming resistors. Furthermore, the DS3904 address pin (A0) allows two DS3904s to be placed on the same 2-wire bus. The three address pins on the DS3905 allow up to eight DS3905s to be placed on the same 2-wire bus.

With their low cost and small size, the DS3904/DS3905 are well tailored to replace larger mechanical trimming variable resistors. This allows the automation of calibration in many instances because the 2-wire interface can easily be adjusted by test/production equipment.

#### Variable Resistor Memory Organization

The variable resistors of the DS3904/DS3905 are addressed by communicating with the registers in Table 1.

### Using the Resistor as a Switch

By taking advantage of the high-impedance mode, a switch can be created to produce a digital output. Setting a resistor register to 00h creates the low state. Writing 80h into the same resistor register enables the high-impedance state. When used with an external pullup resistor, such as a  $4.7 \mathrm{k}\Omega$  pullup, a high state is generated.

**Table 1. Variable Resistor Registers** 

ADDRESS	VARIABLE RESISTOR	POSITION 7Fh RESISTANCE	NUMBER OF POSITIONS*					
F8h	Resistor 0	20kΩ (nominal)	128 (00h to 7Fh) + Hi-Z					
F9h	Resistor 1	20k $\Omega$ or 10k $\Omega$ (nominal)	128 (00h to 7Fh) + Hi-Z					
FAh	Resistor 2	20kΩ (nominal)	128 (00h to 7Fh) + Hi-Z					

<sup>\*</sup>Writing a value greater than 7Fh to any of the resistor registers sets the high-impedance mode control bit (RHIZ, the MSB of the resistor register) resulting in the resistor going into high-impedance mode. Position 0 is the minimum position. Position 7Fh is the maximum position.

## Device Operation

#### **Clock and Data Transitions**

The SDA pin is normally pulled high with an external resistor or device. Data on the SDA pin can only change during SCL low time periods. Data changes during SCL high periods indicate a start or stop condition depending on the conditions discussed below. See the timing diagrams for further details (Figures 2 and 3).

#### **Start Condition**

A high-to-low transition of SDA with SCL high is a start condition, which must precede any other command. See the timing diagrams for further details (Figures 2 and 3).

#### **Stop Condition**

A low-to-high transition of SDA with SCL high is a stop condition. After a read or write sequence, the stop command places the DS3904/DS3905 into a low-power mode. See the timing diagrams for further details (Figures 2 and 3).

#### Acknowledge

All address and data bytes are transmitted through a serial protocol. The DS3904/DS3905 pull the SDA line low during the ninth clock pulse to acknowledge that they have received each byte.

### Standby Mode

The DS3904/DS3905 feature a low-power mode that is automatically enabled after power-on, after a stop command, and after the completion of all internal operations.






Figure 1. DS3904/DS3905 Block Diagram

#### **Bus Reset**

After any interruption in protocol, power loss, or system reset, the following steps reset the DS3904/DS3905:

- 1) Clock up to nine cycles.
- 2) Look for SDA high in each cycle while SCL is high.
- 3) Create a start condition while SDA is high.

#### **Device Addressing**

The DS3904/DS3905 must receive an 8-bit device address byte following a start condition to enable a specific device for a read or write operation. The address byte is clocked into the DS3904/DS3905 MSB to LSB. For the DS3904, the address byte consists of 101000 binary followed by A0 then the R/W bit. If the R/W bit is high, a read operation is initiated. For the DS3905, the address byte consists of 1010 binary followed by A2, A1, A0 then the R/W bit. If the R/W bit is low, a write operation is initiated. For a device to become active, the value of the address bits must be the same as the hard-wired address pins on the DS3904/DS3905. Upon a match of written and hardwired addresses, the DS3904/DS3905 output a zero for one clock cycle as an acknowledge. If the address does not match, the DS3904/DS3905 return to a lowpower mode.

### Write Operations

After receiving a matching device address byte with the  $R/\overline{W}$  bit set low, the device goes into the write mode of operation. The master must transmit an 8-bit EEPROM memory address to the device to define the address

where the data is to be written. After the byte has been received, the DS3904/DS3905 transmit a zero for one clock cycle to acknowledge that the memory address has been received. The master must then transmit an 8-bit data word to be written into this memory address. The DS3904/DS3905 again transmit a zero for one clock cycle to acknowledge the receipt of the data byte. At this point, the master must terminate the write operation with a stop condition. The DS3904/DS3905 then enter an internally timed write process  $t_{\rm W}$  to the EEPROM memory. All inputs are disabled during this write cycle.

#### **Acknowledge Polling**

Once a EEPROM write is initiated, the part will not acknowledge until the cycle is complete. Another option is to wait the maximum write cycle delay before initiating another write cycle.

### **Read Operations**

After receiving a matching address byte with the  $R\overline{W}$  bit set high, the device goes into the read mode of operation. A read requires a dummy byte write sequence to load in the register address. Once the device address and data address bytes are clocked in by the master, and acknowledged by the DS3904/ DS3905, the master must generate another start condition (repeated start). The master now initiates a read by sending the device address with the  $R/\overline{W}$  bit set high. The DS3904/DS3905 acknowledge the device address and serially clock out the data byte. The master responds with a NACK and generates a stop condition afterwards.

See Figures 4 and 5 for command and data byte structures as well as read and write examples.

# \_2-Wire Serial Port Operation

The 2-wire serial port interface supports a bidirectional data transmission protocol with device addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are slaves. The bus must be controlled by a master device that generates the SCL, controls the bus access, and generates the start and stop conditions. The DS3904/DS3905 operate as slaves on the 2-wire bus. Connections to the bus are made through SCL and open-drain SDA lines. The following I/O terminals control the 2-wire serial port: SDA, SCL, and A0. The DS3905 uses two additional address pins A1 and A2 to control the 2-wire serial port. Timing diagrams for the 2-wire serial port can be found in Figures 2 and 3. Timing information for the 2-wire serial port is provided in the AC Electrical Characteristics table for 2-wire serial communications.






Figure 2. 2-Wire Data Transfer Protocol




Figure 3. 2-Wire AC Characteristics

The following bus protocol has been defined:

Data transfer can be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy: Both data and clock lines remain high

**Start Data Transfer:** A change in the state of the data line from high to low while the clock is high defines a start condition.

**Stop Data Transfer:** A change in the state of the data line from low to high while the clock line is high defines the stop condition.

**Data Valid:** The state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line can be changed during the low period of the clock signal. There is






Figure 4. Command and Data Byte Structures

one clock pulse per bit of data. Figures 2 and 3 detail how data transfer is accomplished on the 2-wire bus. Depending upon the state of the  $R\overline{W}$  bit, two types of data transfer are possible.

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between start and stop conditions is not limited and is determined by the master device. The information is transferred bytewise and each receiver acknowledges with a ninth bit

Within the bus specifications, a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate) are defined. The DS3904/DS3905 work in both modes.

**Acknowledge:** Each receiving device, when addressed, generates an acknowledge after the byte has been received. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable low during the high period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the stop condition.

**Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the command/control byte. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.

Data transfer from a slave transmitter to a master receiver. The master transmits the first byte (the command/control byte) to the slave. The slave then returns an acknowledge bit. Next follows the data byte transmitted by the slave to the master. The master returns NACK followed by a stop.

The master device generates all serial clock pulses and the start and stop conditions. A transfer is ended with a stop condition or with a repeated start condition. Since a repeated start condition is also the beginning of the next serial transfer, the bus is not released.




Figure 5. Example 2-Wire Transactions

DALLAS / I / IX

The DS3904/DS3905 can operate in the following three modes:

- Slave Receiver Mode: Serial data and clock are received through SDA and SCL, respectively. After each byte is received, an acknowledge bit is transmitted. Start and stop conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after the slave (device) address and direction bit has been received.
- 2) Slave Transmitter Mode: The first byte is received and handled as in the slave receiver mode. However, in this mode the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS3904/DS3905 while the serial clock is input on SCL. Start and stop conditions are recognized as the beginning and end of a serial transfer.
- 3) **Slave Address:** The command/control byte is the first byte received following the start condition from the master device. The command/control byte consists of a 4-bit device identifier. For the DS3904, the identifier is followed by the device-select bits 0, 0, and A0. For the DS3905, the identifier is followed by the device-select bits A2, A1, A0. The device identifier is used by the master device to select which device is to be accessed. When reading or writing the DS3904/DS3905, the device-select bits must match the device-select pin(s). The last bit of the command/control byte (R/W) defines the operation to be performed. When set to a '1', a read operation is selected, and when set to a '0', a write operation is selected.

Following the start condition, the DS3904/DS3905 monitor the SDA bus checking the device-type identifier being transmitted. Upon receiving the control code, the appropriate device address bit, and the read/write bit, the slave device outputs an acknowledge signal on the SDA line.

## **Applications Information**

### **Power-Supply Decoupling**

To achieve the best results when using the DS3904/DS3905, decouple the power supply with a  $0.01\mu F$  or  $0.1\mu F$  capacitor. Use a high-quality ceramic surfacemount capacitor. Surface-mount components minimize lead inductance, which improves performance, and ceramic capacitors tend to have adequate high-frequency response for decoupling applications.

### **High Resistor Terminal Voltage**

It is possible to have a voltage on the resistor-high terminals that is higher than the voltage connected to VCC. For instance, connecting VCC to 3.0V while one or more of the resistor high terminals are connected to 5.0V allows a 3V system to control a 5V system. The 5.5V maximum still applies to the limit on the resistor high terminals regardless of the voltage present on VCC.

## Package Information

For the latest package outline information, go to **www.maxim-ic.com/DallasPackInfo**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

\_ 11

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

₱ DALLAS is a registered trademark of Dallas Semiconductor Corporation.