

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.032		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		3.9	4.9		V _{GS} = 10V, I _D = 42A ③
			5.2	6.5		V _{GS} = 4.5V, I _D = 42A ③
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	V	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$
gfs	Forward Trans conductance	98			S	$V_{DS} = 10V, I_D = 42A$
I _{DSS}	Drain-to-Source Leakage Current			20		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{V}$
				250		$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			100	π Λ	V _{GS} = 16V
IGSS				-100	nA	V _{GS} = -16V

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Q_g	Total Gate Charge	 40	56		I _D = 42A
Q_{gs}	Gate-to-Source Charge	 12		nC	V _{DS} = 20V
Q_{gd}	Gate-to-Drain Charge	 18			V _{GS} = 4.5V3
$t_{d(on)}$	Turn-On Delay Time	 25			$V_{DD} = 20V$
t _r	Rise Time	 140		no	I _D = 42A
$t_{d(off)}$	Turn-Off Delay Time	 33		ns	$R_G = 3.7\Omega$
t _f	Fall Time	 50			V _{GS} = 4.5V3
L _D	Internal Drain Inductance	 4.5			Between lead, 6mm (0.25in.)
Ls	Internal Source Inductance	 7.5			from package and center of die contact
C_{iss}	Input Capacitance	 3810			$V_{GS} = 0V$
C_{oss}	Output Capacitance	 650			V _{DS} = 25V
C_{rss}	Reverse Transfer Capacitance	 350		рF	f = 1.0MHz
C_{oss}	Output Capacitance	 2390		PΓ	$V_{GS} = 0V, V_{DS} = 1.0V f = 1.0MHz$
C_{oss}	Output Capacitance	 580			$V_{GS} = 0V$, $V_{DS} = 32V$ $f = 1.0MHz$
Coss eff.	Effective Output Capacitance	 820			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V $


Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
I_	Continuous Source Current			429		MOSFET symbol
I _S	(Body Diode)			429	_	showing the
	Pulsed Source Current			500	Α	integral reverse
I _{SM}	(Body Diode) ①			300		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 42A, V_{GS} = 0V$ ③
t _{rr}	Reverse Recovery Time		30	45	ns	$T_J = 25^{\circ}C$, $I_F = 42A$, $V_{DD} = 20V$
Q_{rr}	Reverse Recovery Charge		27	41	nC	di/dt = 100A/µs③
t _{on}	Forward Turn-On Time	Intrinsio	turn-or	time is	negligil	ole (turn-on is dominated by L _S +L _D)

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Limited by T_{Jmax} , starting $T_J = 25$ °C, L = 0.15mH, $R_G = 25\Omega$, $I_{AS} = 42$ A, $V_{GS} = 10$ V. Part not recommended for use above this value.
- Coss eff. is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS
- © Limited by T_{Jmax}, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- © This value determined from sample failure population. 100% tested to this value in production.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ® R_₀ is measured at T_J approximately 90°C
- © Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 42A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.









Fig. 1 Typical Output Characteristics

Fig. 2 Typical Output Characteristics








Fig. 4 Typical Forward Trans conductance Vs. Drain Current






Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area








Fig 9. Maximum Drain Current Vs. Case Temperature

Fig 10. Normalized On-Resistance Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature

2015-10-29






Fig 15. Typical Avalanche Current Vs. Pulse width




Fig 16. Maximum Avalanche Energy Vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 15, 16:

(For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption:
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{imax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. lav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).

tav = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit






Fig 18b. Switching Time Waveforms




D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- A- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.— SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- Limited Dimension D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- ♠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y M	DIMENSIONS					
В	MILLIM	ETERS	INC	INCHES		
0 L	MIN.	MAX.	MIN.	MAX.	E S	
Α	2.18	2.39	.086	.094		
A1	-	0.13	-	.005		
b	0.64	0.89	.025	.035		
ь1	0.65	0.79	.025	.031	7	
b2	0.76	1.14	.030	.045		
b3	4.95	5.46	.195	.215	4	
С	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
Ε	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	_	4	
е	2.29	BSC	.090 BSC			
Н	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74	BSC	.108	REF.		
L2	0.51	BSC	.020 BSC			
L3	0.89	1.27	.035	.050	4	
L4	-	1.02	-	.040		
L5	1.14	1.52	.045	.060	3	
ø	0,	10°	0,	10°		
ø1	0,	15*	0,	15*		
ø2	25°	35°	25*	35°		

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER 4.- COLLECTOR


D-Pak (TO-252AA) Part Marking Information




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



I-Pak (TO-251AA) Package Outline (Dimensions are shown in millimeters (inches)





NOTES:

SYMBOL

A1

b

ь1

b2

b4

c1 c2

D

D1

Ε1

e L

L1

L2

L3

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.

INCHES

.094

0.045

0.035

0.031

0.045

0.041

0.215

0.024

0.022

0.035

0.245

0.265

0.380

0.090

0.050

0.060

15*

0.086

0.035

0.025

0.025

0.030

0.030

0.195

0.018

0.016

0.018

0.235

0.205

0.250

0.170

0.350

0.075

0.035

0.045

0.090 BSC

NOTES

LEAD DIMENSION UNCONTROLLED IN L3.

2.39

1.14

0.89

0.79

1.14

1.04

5.46

0.61

0.56

0.86

6.22

6.73

9.60

2.29

1.27

1.52

- 6 DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
 - OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.

DIMENSIONS

8 CONTROLLING DIMENSION : INCHES.

MILLIMETERS

MIN.

2.18

0.89

0.64

0.64

0.76

0.76

5.00

0.46

0.41

.046

5.97

5.21

6.35

4.32

8.89

1,91

0.89


1.14

LEAD ASSIGNMENTS

HEX	Jr E

- 1.- GATE
- 2.- DRAIN 3.- SOURC
- 3.- SOURCE 4.- DRAIN

I-Pak (TO-251AA) Part Marking Information




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

10




D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

		Automotive (per AEC-Q101)				
		Moisture Sensitivity Level		D-Pak	MOL 4	
I-Pak	MSL1					
	Maskins Maskal		Class M4 (+/- 425V) [†]			
	Machine Model		AEC-Q101-002			
ESD	Liver on Dady Madel	Class H1C (+/- 2000V) [†]				
	Human Body Model	AEC-Q101-001				
	Observed Davis a Madal	Class C5 (+/- 1125V) [†]				
	Charged Device Model	AEC-Q101-005				
RoHS Compliant		Yes				

[†] Highest passing voltage.

Revision History

Date	Comments
10/29/2015	Updated datasheet with corporate template
10/29/2013	Corrected ordering table on page 1.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.