


3. Absolute Maximum Ratings*

| Operating Temperature55°C to +125°C | *N |
|--|----|
| Storage Temperature65°C to +150°C | |
| Voltage on Any Pin with Respect to Ground–1.0V to +7.0V | |
| Maximum Operating Voltage | |
| DC Output Current 5.0 mA | |

NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Figure 3-1. Block Diagram



Note: When the ORG pin is connected to VCC, the "x 16" organization is selected. When it is connected to ground, the "x 8" organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the "x 16" organization is selected.

For the AT93C46, if "x 16" organization is the mode of choice and Pin 6 (ORG) is left unconnected, Atmel recommends using the AT93C46A device. For more details, see the AT93C46A datasheet.

AT93C46 2

Table 3-1.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0V$ (unless otherwise noted)

| Symbol | Test Conditions | Max | Units | Conditions |
|------------------|--------------------------------|-----|-------|-----------------------|
| C _{OUT} | Output Capacitance (DO) | 5 | pF | V _{OUT} = 0V |
| C _{IN} | Input Capacitance (CS, SK, DI) | 5 | pF | $V_{IN} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.

Table 3-2.DC Characteristics

Applicable over recommended operating range from: $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +2.7V$ to +5.5V (unless otherwise noted)

| Symbol | Parameter | Test Condition | | Min | Тур | Max | Unit |
|---------------------------------|---------------------|----------------------------|---------------------------|------|------|---------------------|------|
| V _{CC1} | Supply Voltage | | | 2.7 | | 5.5 | V |
| V _{CC2} | Supply Voltage | | | 4.5 | | 5.5 | V |
| | Quarte Quarter | <u>хи сох</u> | READ at 1.0 MHz | | 0.5 | 2.0 | mA |
| I _{CC} | Supply Current | $V_{CC} = 5.0V$ | WRITE at 1.0 MHz | | 0.5 | 2.0 | mA |
| I _{SB1} | Standby Current | V _{CC} = 2.7V | CS = 0V | | 6.0 | 10.0 | μA |
| I _{SB2} | Standby Current | V _{CC} = 5.0V | CS = 0V | | 10.0 | 15.0 | μA |
| I _{IL} | Input Leakage | V_{IN} = 0V to V_{CC} | $V_{IN} = 0V$ to V_{CC} | | 0.1 | 1.0 | μA |
| I _{OL} | Output Leakage | $V_{IN} = 0V$ to V_{CC} | | | 0.1 | 1.0 | μA |
| V _{IL1} ⁽¹⁾ | Input Low Voltage | | | -0.6 | | 0.8 | |
| V _{IH1} ⁽¹⁾ | Input High Voltage | $2.7V \le V_{CC} \le 5.5V$ | | 2.0 | | V _{CC} + 1 | V |
| V _{OL1} | Output Low Voltage | | I _{OL} = 2.1 mA | | | 0.4 | V |
| V _{OH1} | Output High Voltage | $2.7V \le V_{CC} \le 5.5V$ | I _{OH} = -0.4 mA | 2.4 | | | V |

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.





Table 3-3.AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to + 125°C, V_{CC} = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

| Symbol | Parameter | Test Condition | | Min | Тур | Max | Units |
|--------------------------|-------------------------------|---|---|------------|-----|------------|--------------|
| f _{SK} | SK Clock Frequency | $\begin{array}{l} 4.5 V \leq V_{CC} \leq 5.5 V \\ 2.7 V \leq V_{CC} \leq 5.5 V \end{array}$ | | 0 0 | | 2 1 | MHz |
| t _{sкн} | SK High Time | $\begin{array}{c} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$ | | 250 250 | | | ns |
| t _{skl} | SK Low Time | $\begin{array}{c} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$ | | 250 250 | | | ns |
| t _{cs} | Minimum CS Low Time | $\begin{array}{c} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$ | | 250 250 | | | ns |
| t _{CSS} | CS Setup Time | Relative to SK | $\begin{array}{l} 4.5 V \leq V_{CC} \\ 2.7 V \leq V_{CC} \\ \leq 5.5 V \end{array}$ | 50 50 | | | ns |
| t _{DIS} | DI Setup Time | Relative to SK | $\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$ | 100 100 | | | ns |
| t _{CSH} | CS Hold Time | Relative to SK | | 0 | | | ns |
| t _{DIH} | DI Hold Time | Relative to SK | $\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$ | 100 100 | | | ns |
| t _{PD1} | Output Delay to '1' | AC Test | $\begin{array}{l} 4.5 V \leq V_{CC} \\ 2.7 V \leq V_{CC} \\ \leq 5.5 V \end{array}$ | | | 250 500 | ns |
| t _{PD0} | Output Delay to '0' | AC Test | $\begin{array}{l} 4.5 V \leq V_{CC} \\ 2.7 V \leq V_{CC} \\ \leq 5.5 V \end{array}$ | | | 250 500 | ns |
| t _{sv} | CS to Status Valid | AC Test | $\begin{array}{l} 4.5 V \leq V_{CC} \\ 2.7 V \leq V_{CC} \\ \leq 5.5 V \end{array}$ | | | 250 250 | ns |
| t _{DF} | CS to DO in High Impedance | AC Test CS = V _{IL} | $\begin{array}{l} 4.5 V \leq V_{CC} \\ 2.7 V \leq V_{CC} \\ \leq 5.5 V \end{array}$ | | | 100 150 | ns |
| t _{WP} | Write Cycle Time | | $2.7V \leq V_{CC} \ \leq 5.5V$ | | 3 | 10 | ms |
| Endurance ⁽¹⁾ | 5.0V, 25°C | | | 1M | | | Write Cycles |

Note: 1. This parameter is ensured by characterization only.

AT93C46

4

| | | Ор | Address | | Data | | |
|-------------|----|------|---------------------------------|---------------------------------|---------------------------------|----------------------------------|--|
| Instruction | SB | Code | x 8 | x 16 | x 8 | x 16 | Comments |
| READ | 1 | 10 | A ₆ - A ₀ | A ₅ - A ₀ | | | Reads data stored in memory, at specified address |
| EWEN | 1 | 00 | 11XXXXX | 11XXXX | | | Write enable must precede all programming modes |
| ERASE | 1 | 11 | A ₆ - A ₀ | A ₅ - A ₀ | | | Erase memory location A _n - A ₀ |
| WRITE | 1 | 01 | A ₆ - A ₀ | A ₅ - A ₀ | D ₇ - D ₀ | D ₁₅ - D ₀ | Writes memory location A _n - A ₀ |
| ERAL | 1 | 00 | 10XXXXX | 10XXXX | | | Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V |
| WRAL | 1 | 00 | 01XXXXX | 01XXXX | D ₇ - D ₀ | D ₁₅ - D ₀ | Writes all memory locations. Valid only at V_{CC} = 4.5V to 5.5V |
| EWDS | 1 | 00 | 00XXXXX | 00XXXX | | | Disables all programming instructions |

Table 3-4. Instruction Set for the AT93C46

dress field represent don't care values and must be clocked.

Table 3-5. Instruction Set for the AT93C56⁽¹⁾ and AT93C66⁽²⁾

| | Op Address | | Op Address Data | ata | | | |
|-------------|------------|------|---------------------------------|---------------------------------|---------------------------------|----------------------------------|--|
| Instruction | SB | Code | x 8 | x 16 | x 8 | x 16 | Comments |
| READ | 1 | 10 | A ₈ - A ₀ | A ₇ - A ₀ | | | Reads data stored in memory, at specified address |
| EWEN | 1 | 00 | 11XXXXXXX | 11XXXXXX | | | Write enable must precede all programming modes |
| ERASE | 1 | 11 | A ₈ - A ₀ | A ₇ - A ₀ | | | Erase memory location A _n - A ₀ |
| WRITE | 1 | 01 | A ₈ - A ₀ | A ₇ - A ₀ | D ₇ - D ₀ | D ₁₅ - D ₀ | Writes memory location A _n - A ₀ |
| ERAL | 1 | 00 | 10XXXXXXX | 10XXXXXX | | | Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V |
| WRAL | 1 | 00 | 01XXXXXXX | 01XXXXXX | D ₇ - D ₀ | D ₁₅ - D ₀ | Writes all memory locations. Valid only at V_{CC} = 5.0V ±10% and Disable Register cleared |
| EWDS | 1 | 00 | 00XXXXXXX | 00XXXXXX | | | Disables all programming instructions |

Note: 1. This device is not recommended for new designs. Please refer to AT93C56A.

2. This device is not recommended for new designs. Please refer to AT93C66A.

3. The Xs in the address field represent don't care values and must be clocked.

Functional Description 4.

The AT93C46/56/66 is accessed via a simple and versatile 3-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a Start Bit (logic "1") followed by the appropriate Op Code and the desired memory Address location.

READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory





location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle, t_{WP} , starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle, t_{WP} .


ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The ERAL instruction is valid only at V_{CC} = 5.0V ± 10%.

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The WRAL instruction is valid only at V_{CC} = 5.0V ± 10%.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

6

5. Timing Diagrams



Note: 1. This is the minimum SK period.

 Table 5-1.
 Organization Key for Timing Diagrams

| | AT93C46 (1K) | | AT93C56 (2K) ⁽¹⁾ | | AT93C66 (4K) ⁽²⁾ | |
|----------------|----------------|-----------------|-------------------------------|-------------------------------|-----------------------------|-----------------|
| I/O | x 8 | x 16 | x 8 | x 16 | x 8 | x 16 |
| A _N | A ₆ | A ₅ | A ₈ ⁽³⁾ | A ₇ ⁽⁴⁾ | A ₈ | A ₇ |
| D _N | D ₇ | D ₁₅ | D ₇ | D ₁₅ | D ₇ | D ₁₅ |

Notes: 1. This device is not recommended for new designs. Please refer to AT93C56A.

2. This device is not recommended for new designs. Please refer to AT93C66A.

- 3. A_8 is a *don't care* value, but the extra clock is required.
- 4. A_7 is a *don't care* value, but the extra clock is required.

Figure 5-2. READ Timing








Figure 5-3. EWEN Timing




Figure 5-4. EWDS Timing




Figure 5-5. WRITE Timing





Figure 5-6. WRAL Timing⁽¹⁾



AT93C46

8

Note: 1. Valid only at V_{CC} = 4.5V to 5.5V.







Figure 5-8. ERAL Timing⁽¹⁾



Note: 1. Valid only at V_{CC} = 4.5V to 5.5V.






6. AT93C46 Ordering Information

| Ordering Code | Package | Operation Range |
|------------------|---------|------------------------|
| AT93C46-10SQ-2.7 | 8S1 | Lead-Free/Halogen Free |
| | | Automotive Temperature |
| AT93C46-10TQ-2.7 | 8A2 | (–40°C to 125°C) |

| | Package Type | | | | | | |
|------|--|--|--|--|--|--|--|
| 8S1 | 851 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) | | | | | | |
| 8A2 | 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) | | | | | | |
| | Options | | | | | | |
| -2.7 | Low Voltage (2.7V to 5.5V) | | | | | | |

Packaging Information


8S1 – JEDEC SOIC







8A2 - TSSOP



Revision History

| Doc. Rev. | Date | Comments |
|-----------|---------|---|
| 5125C | 11/2007 | Updated to new template Changed max value of $V_{il1},V_{ih1},andt_{DF}$ |
| 5125B | 1/2007 | Implemented revision history Removed PDIP package offering Removed Pb'd parts |





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support s_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.