Static Characteristics T_J = 25°C unless otherwise specified APT7F80K

Symbol	Parameter	Test Conditions		Min	Typ	Max	Unit
$V_{BR(DSS)}$	Drain-Source Breakdown Voltage	V_{GS} = 0V, I_D = 250µA		800			V
$\Delta V_{BR(DSS)}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I_D = 250µA			0.87		V/°C
$R_{DS(on)}$	Drain-Source On Resistance③	V_{GS} = 10V, I_D = 4A			1.39	1.50	Ω
$V_{GS(th)}$	Gate-Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 0.5mA		2.5	4	5	V
$\Delta V_{GS(th)}/\Delta T_J$	Threshold Voltage Temperature Coefficient				-10		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 800V	T_J = 25°C			250	µA
		V_{GS} = 0V	T_J = 125°C			1000	
I_{GSS}	Gate-Source Leakage Current	V_{GS} = ±30V				±100	nA

Dynamic Characteristics T_J = 25°C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
g_{fs}	Forward Transconductance	V_{DS} = 50V, I_D = 4A		6		S
C_{iss}	Input Capacitance	V_{GS} = 0V, V_{DS} = 25V f = 1MHz		1335		pF
C_{rss}	Reverse Transfer Capacitance			23		
C_{oss}	Output Capacitance			135		
$C_{o(cr)}$ ④	Effective Output Capacitance, Charge Related	V_{GS} = 0V, V_{DS} = 0V to 533V		65		
$C_{o(er)}$ ⑤	Effective Output Capacitance, Energy Related			31		
Q_g	Total Gate Charge	V_{GS} = 0 to 10V, I_D = 4A, V_{DS} = 400V		43		nC
Q_{gs}	Gate-Source Charge			7		
Q_{gd}	Gate-Drain Charge			22		
$t_{d(on)}$	Turn-On Delay Time	**Resistive Switching** V_{DD} = 533V, I_D = 4A R_G = 10Ω⑥, V_{GG} = 15V		8		ns
t_r	Current Rise Time			11		
$t_{d(off)}$	Turn-Off Delay Time			33		
t_f	Current Fall Time			10		

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions		Min	Typ	Max	Unit
I_S	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode (body diode) 				7	A
I_{SM}	Pulsed Source Current (Body Diode)①					25	
V_{SD}	Diode Forward Voltage	I_{SD} = 4A, T_J = 25°C, V_{GS} = 0V				1.3	V
t_{rr}	Reverse Recovery Time	I_{SD} = 4A③ V_{DD} = 100V di_{SD}/dt = 100A/µs	T_J = 25°C		140	160	ns
			T_J = 125°C		220	260	
Q_{rr}	Reverse Recovery Charge		T_J = 25°C		0.45		µC
			T_J = 125°C		0.94		
I_{rrm}	Reverse Recovery Current		T_J = 25°C		7.03		A
			T_J = 125°C		9.82		
dv/dt	Peak Recovery dv/dt	I_{SD} ≤ 4A, di/dt ≤1000A/µs, V_{DD} = 533V, T_J = 125°C				25	V/ns

① Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

② Starting at T_J = 25°C, L = 35.63mH, R_G = 25Ω, I_{AS} = 4A.

③ Pulse test: Pulse Width < 380µs, duty cycle < 2%.

④ $C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$.

⑤ $C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$. To calculate $C_{o(er)}$ for any value of V_{DS} less than $V_{(BR)DSS}$, use this equation: $C_{o(er)}$ = 4.24E-9/V_{DS}^2 + 5.44E-9/V_{DS} + 2.10E-11.

⑥ R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)



Figure 1, Output Characteristics



Figure 2, Output Characteristics



Figure 3, $R_{DS(ON)}$ vs Junction Temperature



Figure 4, Transfer Characteristics



Figure 5, Gain vs Drain Current



Figure 6, Capacitance vs Drain-to-Source Voltage



Figure 7, Gate Charge vs Gate-to-Source Voltage



Figure 8, Reverse Drain Current vs Source-to-Drain Voltage



Figure 9, Forward Safe Operating Area



Figure 10, Maximum Forward Safe Operating Area



Figure 11. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

TO-220 (K) Package Outline

e3 100% Sn Plated



Dimensions in Inches and (Millimeters)