# **ADG1436\* Product Page Quick Links**

Last Content Update: 10/05/2016

# Comparable Parts

View a parametric search of comparable parts

## Evaluation Kits

 Evaluation Board for 16 lead TSSOP Devices in the Switch/ Mux Portfolio

# Documentation <a>□</a>

### **Application Notes**

• AN-1024: How to Calculate the Settling Time and Sampling Rate of a Multiplexer

### **Data Sheet**

 ADG1436: 1.5 Ω On Resistance, ±15 V/12 V/±5 V, iCMOS, Dual SPDT Switch Data Sheet

### **User Guides**

 UG-945: Evaluation Board for 16-Lead TSSOP Devices in the Switches and Multiplexers Portfolio

## Reference Materials

#### Informational

• iCMOS Technology Enabling the +/-10V World

### **Product Selection Guide**

· Switches and Multiplexers Product Selection Guide

# Design Resources <a>□</a>

- ADG1436 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

## Discussions 4

View all ADG1436 EngineerZone Discussions

# Sample and Buy -

Visit the product page to see pricing options

# Technical Support <a> □</a>

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

# **TABLE OF CONTENTS**

Features
Applications
Functional Block Diagrams
General Description
Product Highlights 1
Revision History
Specifications
15 V Dual Supply3
12 V Single Supply4
5 V Dual Supply5
REVISION HISTORY
9/2016—Rev. A to Rev. B
Changes to Figure 4
Updated Outline Dimensions
Changes to Ordering Guide
3/2009—Rev. 0 to Rev. A
Change to IDD Parameter, Table 1
Change to I <sub>DD</sub> Parameter, Table 2

Absolute Maximum Ratings	7
ESD Caution	7
Pin Configurations and Function Descriptions	8
Truth Table For Switches	8
Typical Performance Characteristics	9
Terminology	12
Test Circuits	13
Outline Dimensions	16
Ordering Guide	16

Continuous Current per Channel......6

7/2008—Revision 0: Initial Version

# **SPECIFICATIONS**

## **15 V DUAL SUPPLY**

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance (Ron)	1.5			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$ ; see Figure 23
	1.8	2.3	2.6	Ωmax	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match	0.1			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
Between Channels (ΔR <sub>ON</sub> )					
	0.18	0.19	0.21	Ω max	
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.28			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.36	0.4	0.45	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.04			nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.04			nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	
Channel On Leakage, ID, Is (On)	±0.1			nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 25
	±2	±4	±35	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, t <sub>TRANSITION</sub>	125			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	170	215	245	ns max	$V_S = +10 \text{ V}$ ; see Figure 30
t <sub>on</sub> (EN)	95			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	120	140	155	ns max	$V_S = 10 \text{ V}$ ; see Figure 30
t <sub>OFF</sub> (EN)	105			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	130	150	170	ns max	$V_S = 10 \text{ V}$ ; see Figure 30
Break-Before-Make Time Delay, tbbM	20			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			10	ns min	$V_{S1} = V_{S2} = +10 \text{ V}$ ; see Figure 31
Charge Injection	-20			pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 33
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.011			% typ	$R_L = 110 \Omega$ , 15 V p-p, f = 20 Hz to 20 kHz; see Figure 29
−3 dB Bandwidth	110			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.18			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>S</sub> (Off)	23			pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$
C <sub>D</sub> (Off)	50			pF typ	$f = 1 MHz$ , $V_S = 0 V$
$C_D$ , $C_S$ (On)	120			pF typ	$f = 1 MHz$ , $V_S = 0 V$
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital Inputs = $0 \text{ V or V}_{DD}$
			1	μA max	
I <sub>DD</sub>	170			μA typ	Digital Input = 5 V
			285	μA max	
I <sub>SS</sub>	0.001			μA typ	Digital Inputs = 0 V, 5 V, or V <sub>DD</sub>
			1.0	μA max	
V <sub>DD</sub> /V <sub>SS</sub>			±4.5/±16.5	V min/max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

## **12 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	2.8			Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure } 23$
	3.5	4.3	4.8	Ω max	$V_{DD} = +10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels (ΔR <sub>ON</sub> )	0.13			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
Detween charmers (MNON)	0.21	0.23	0.25	Ω max	
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.6	0.23	0.23	Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}$
Off resistance flattiess (RELATION))	1.1	1.2	1.3	Ω max	V3 = 0 V to 10 V, 15 = 10 IIIA
LEAKAGE CURRENTS	1	1.2	1.5	1211107	$V_{DD} = 13.2 \text{ V, } V_{SS} = 0 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.04			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
Jource on Leakage, is (OII)	±0.55	±2	±12.5	nA max	vs = 1 v/10 v, vb = 10 v/1 v, see 1 igule 24
Drain Off Leakage, I <sub>D</sub> (Off)	±0.04		12.5		$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
Drain On Leakage, ib (On)	±0.04 ±0.55	±2	±12.5	nA typ nA max	$V_S = 1 \text{ V/10 V, } V_D = 10 \text{ V/1 V, see Figure 24}$
Channel On Leakage L. L. (On)	±0.33	12	112.3	nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V}$ ; see Figure 25
Channel On Leakage, I₀, I₅ (On)	±0.1	±4	±35	nA max	$v_s = v_b = 1$ V of 10 V, see Figure 23
DIGITAL INPUTS	Ξ1	14	±33	IIA IIIax	
			2.0	\/	
Input High Voltage, V <sub>INH</sub>			2.0	V min V max	
Input Low Voltage, V <sub>INL</sub>	0.001		0.8		N N N
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001		.01	μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
Biritalla a Caracita a C	2.5		±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, transition	200			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	270	320	350	ns max	$V_s = 8 \text{ V}$ ; see Figure 30
ton (EN)	175			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	235	280	310	ns max	$V_s = 8 \text{ V}$ ; see Figure 30
t <sub>OFF</sub> (EN)	105			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	145	175	195	ns max	V <sub>s</sub> = 8 V; see Figure 30
Break-Before-Make Time Delay, t <sub>BBM</sub>	70			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			10	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 31
Charge Injection	30			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 33}$
Off Isolation	-80			dB typ	$R_L$ = 50 Ω, $C_L$ = 5 pF, f = 100 kHz; see Figure 26;
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 27
–3 dB Bandwidth	78			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.3			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	40			pF typ	f = 1 MHz, V <sub>s</sub> = 6 V
C <sub>D</sub> (Off)	80			pF typ	$f = 1 MHz, V_s = 6 V$
$C_D$ , $C_S$ (On)	140			pF typ	f = 1 MHz, V <sub>s</sub> = 6 V
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
			1.0	μA max	
$I_{DD}$	170			μA typ	Digital inputs = 5 V
			285	μA max	,
$V_{DD}$			5/16.5	V min/max	$GND = 0 V, V_{SS} = 0 V$

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design, not subject to production test.

## **5 V DUAL SUPPLY**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = –5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance (R <sub>ON</sub> )	3.3			Ωtyp	$V_s = \pm 4.5 \text{ V}, I_s = -10 \text{ mA}$ ; see Figure 23
	4	4.9	5.4	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On-Resistance Match	0.13			Ωtyp	$V_s = \pm 4.5 \text{ V, } I_s = -10 \text{ mA}$
Between Channels (ΔR <sub>ON</sub> )				71	, , ,
	0.22	0.23	0.25	Ω max	
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.9			Ωtyp	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
	1.1	1.24	1.31	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.03			nA typ	·
, , , , , , , , , , , , , , , , , , , ,			.12.5	, ,	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$
Dunin Off   1-1-1-1   (Off)	±0.2	±1	±12.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.03			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$
	±0.2	±1	±12.5	nA max	
Channel On Leakage, ID, Is (On)	±0.05			nA typ	$V_S = V_D = \pm 4.5V$ ; see Figure 25
	±0.25	±1.5	±35	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
•			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				, ,,	
Transition Time, t <sub>TRANSITION</sub>	310			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
······································	445	510	565	ns max	$V_s = 3 \text{ V}$ ; see Figure 30
t <sub>on</sub> (EN)	255			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
-014 (=)	355	415	460	ns max	$V_S = 3 \text{ V}$ ; see Figure 30
toff (EN)	215	113	100	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
COFF (LIV)	305	355	400	ns max	$V_S = 3 \text{ V}$ ; see Figure 30
Break-Before-Make Time Delay, t <sub>BBM</sub>	80	333	400	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
break-before-wake Time belay, t <sub>BBM</sub>	30		10	ns min	$V_{51} = V_{52} = 3 \text{ V}$ ; see Figure 31
Charge Injection	30		10		$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 33}$
Off Isolation				pC typ	
	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 110 \Omega$ , 2.5 V pp, f = 20 Hz to 20 kHz; see Figure 29
–3 dB Bandwidth	85			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.28			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	33			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	65			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> , C <sub>s</sub> (On)	145			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS				r7 P	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = $0 \text{ V or } V_{DD}$
	3.301		1.0	μA max	2.3
Iss	0.001		1.0	μΑτιιαχ μΑ typ	Digital inputs = 0 V or V <sub>DD</sub>
155	0.001		1.0	μΑ typ μΑ max	Digital hipats – 0 v of voo
V //-					GND = 0.V
$V_{DD}/V_{SS}$		1	±4.5/±16.5	V min/max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

## **CONTINUOUS CURRENT PER CHANNEL**

Table 4.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
CONTINUOUS CURRENT PER CHANNEL <sup>1</sup>					
15 V Dual Supply					$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
ADG1436 TSSOP	260	170	100	mA max	
ADG1436 LFCSP	400	250	120	mA max	
12 V Single Supply					$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
ADG1436 TSSOP	240	160	100	mA max	
ADG1436 LFCSP	350	240	120	mA max	
5 V Dual Supply					$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
ADG1436 TSSOP	240	160	100	mA max	
ADG1436 LFCSP	300	240	120	mA max	

 $<sup>^{\</sup>rm 1}\,\mbox{Guaranteed}$  by design, not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

### Table 5.

Table 5.	
Parameter	Ratings
V <sub>DD</sub> to V <sub>SS</sub>	35 V
$V_{DD}$ to GND	−0.3 V to +25 V
$V_{SS}$ to GND	+0.3 V to −25 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	$GND - 0.3 V$ to $V_{DD} + 0.3 V$ or 30 mA, whichever occurs first
Peak Current, S or D	600 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current per Channel, S or D <sup>2</sup>	Data + 15%
Operating Temperature Range	
Automotive (Y Version)	–40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance (4-Layer Board)	112°C/W
16-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C

<sup>&</sup>lt;sup>1</sup> Over voltages at IN, S, and D are clamped by internal diodes. Current must be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> See data given in Table 4.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 3.TSSOP Pin Configuration



NOTES
1. EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>.
2. NC = NO CONNECT.

Figure 4. LFCSP Pin Configuration

**Table 6. Pin Function Descriptions** 

Pin	Pin No.			
TSSOP	LFCSP	Mnemonic	Function	
1	15	IN1	Logic Control Input.	
2	16	S1A	Source Terminal. Can be an input or output.	
3	1	D1	Drain Terminal. Can be an input or output.	
4	2	S1B	Source Terminal. Can be an input or output.	
5	3	Vss	Most Negative Power Supply Potential.	
6	4	GND	Ground (0 V) Reference.	
7, 8, 14 to 16	5, 7, 13, 14	NC	No Connect.	
9	6	IN2	Logic Control Input.	
10	8	S2A	Source Terminal. Can be an input or output.	
11	9	D2	Drain Terminal. Can be an input or output.	
12	10	S2B	Source Terminal. Can be an input or output.	
13	11	$V_{DD}$	Most Positive Power Supply Potential.	
N/A	12	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, INx logic inputs determine the on switches.	

### TRUTH TABLE FOR SWITCHES

Table 7. ADG1436 TSSOP Truth Table

INx	SxA	SxB
0	Off	On
1	On	Off

### Table 8. ADG1436 LFCSP Truth Table

EN	INx	SxA	SxB
0	X	Off	Off
1	0	Off	On
1	1	On	Off

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance vs.  $V_D$  or  $V_S$ , Dual Supply




Figure 6. On Resistance vs.  $V_D$  or  $V_S$ , Dual Supply




Figure 7. On Resistance vs.  $V_D$  or  $V_S$ , Single Supply




Figure 8. On Resistance vs.  $V_D$  or  $V_S$  for Different Temperatures, 15 V Dual Supply




Figure 9. On Resistance vs.  $V_D$  or  $V_S$  for Different Temperatures, 5 V Dual Supply




Figure 10. On Resistance vs.  $V_D$  or  $V_S$  for Different Temperatures, Single Supply




Figure 11. Leakage Currents vs. Temperature, 15 V Dual Supply




Figure 12. Leakage Currents vs. Temperature, 5 V Dual Supply




Figure 13. Leakage Currents vs. Temperature, 12 V Single Supply




Figure 14. IDD vs. Logic Level




Figure 15. Charge Injection vs. Source Voltage




Figure 16. t<sub>TRANSITION</sub> Time vs. Temperature




Figure 17. Off Isolation vs. Frequency




Figure 18. Crosstalk vs. Frequency




Figure 19. On Response vs. Frequency




Figure 20. ACPSRR vs. Frequency




Figure 21. THD + N vs. Frequency, 15 V Dual Supply




Figure 22. THD + N vs. Frequency, 5 V Dual Supply

## **TERMINOLOGY**

 $I_{DD}$ 

The positive supply current.

 $I_{SS}$ 

The negative supply current.

VD, Vs

The analog voltage on Terminal D and Terminal S.

R<sub>ON</sub>

The ohmic resistance between Terminal D and Terminal S.

 $R_{FLAT(ON)}$ 

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I<sub>D</sub> (Off)

The drain leakage current with the switch off.

 $I_D$ ,  $I_S$  (On)

The channel leakage current with the switch on.

 $V_{INI}$ 

The maximum input voltage for Logic 0.

 $V_{\text{INH}}$ 

The minimum input voltage for Logic 1.

 $I_{\text{INL}}$ ,  $I_{\text{INH}}$ 

The input current of the digital input.

Cs (Off)

The off-switch source capacitance, which is measured with reference to ground.

### C<sub>D</sub> (Off)

The off-switch drain capacitance, which is measured with reference to ground.

### $C_D$ , $C_S$ (On)

The on-switch capacitance, which is measured with reference to ground.

 $C_{IN}$ 

The digital input capacitance.

#### **t**TRANSITION

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

#### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

### **Off Isolation**

A measure of unwanted signal coupling through an off switch.

#### Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

### Bandwidth

The frequency at which the output is attenuated by 3 dB.

### On Response

The frequency response of the on switch.

### **Insertion Loss**

The loss due to the on resistance of the switch.

### THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

# **TEST CIRCUITS**




Figure 23. On Resistance




Figure 24. Off Leakage




Figure 26. Off Isolation




Figure 27. Channel-to-Channel Crosstalk




Figure 28. Bandwidth




Figure 29. THD + Noise




Figure 30. Switching Times




Figure 31. Break-Before-Make Time Delay





Figure 33. Charge Injection

## **OUTLINE DIMENSIONS**



### COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 34. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters




Figure 35. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-26) Dimensions shown in millimeters

### **ORDERING GUIDE**

ONDENING GOIDE			
Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG1436YRUZ	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1436YRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1436YCPZ-REEL	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1436YCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.



www.analog.com