

## TABLE OF CONTENTS

Features .....	1	Typical Performance Characteristics .....	6
Applications .....	1	Applications Information .....	12
Connection Diagrams .....	1	General Design Considerations .....	12
General Description .....	1	Achieving the Flattest Gain Response at High Frequency....	12
Revision History .....	2	Operation as a Video Line Driver .....	14
Specifications .....	3	An 80 MHz Voltage-Controlled Amplifier Circuit.....	15
Absolute Maximum Ratings.....	5	A Video Keyer Circuit .....	16
Maximum Power Dissipation .....	5	Outline Dimensions .....	18
Metalization Photograph .....	5	Ordering Guide .....	20
ESD Caution.....	5		

## REVISION HISTORY

### 4/15—Rev. F to Rev. G

Changes to Figure 25 .....	9
Changes to Ordering Guide .....	20

### 2/14—Rev. E to Rev. F

Changes to R-8 Package, RW-16 Package, and E-20-1 Package; Deleted R-20 Package.....	Throughout
Changes to Applications Section .....	1
Removed Figure 4; Renumbered Sequentially.....	1
Moved Figure 4 and Figure 5 .....	6
Changes to An 80 MHz Voltage-Controlled Amplifier Circuit Section .....	15
Updated Outline Dimensions, Removed Figure 54.....	18
Changes to Ordering Guide .....	19

### 7/04—Rev. D to Rev. E

Updated Format .....	Universal
Change to Maximum Power Dissipation Section .....	7
Changes to Ordering Guide .....	20
Updated Outline Dimensions .....	20

## SPECIFICATIONS

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V dc}$ ,  $R_{\text{LOAD}} = 150\ \Omega$ , unless otherwise noted.

Table 1.

Parameter		Conditions	V <sub>S</sub>	AD811J/AD811A <sup>1</sup>			AD811S <sup>2</sup>			Unit
				Min	Typ	Max	Min	Typ	Max	
DYNAMIC PERFORMANCE										
Small Signal Bandwidth (No Peaking)										
–3 dB										
G = +1		R <sub>FB</sub> = 562 Ω	±15 V		140			140		MHz
G = +2		R <sub>FB</sub> = 649 Ω	±15 V		120			120		MHz
G = +2		R <sub>FB</sub> = 562 Ω	±15 V		80			80		MHz
G = +10		R <sub>FB</sub> = 511 Ω	±15 V		100			100		MHz
0.1 dB Flat										
G = +2		R <sub>FB</sub> = 562 Ω	±15		25			25		MHz
		R <sub>FB</sub> = 649 Ω	±15		35			35		MHz
Full Power Bandwidth <sup>3</sup>		V <sub>OUT</sub> = 20 V p-p	±15		40			40		MHz
Slew Rate		V <sub>OUT</sub> = 4 V p-p	±15		400			400		V/μs
		V <sub>OUT</sub> = 20 V p-p	±15		2500			2500		V/μs
Settling Time to 0.1%		10 V Step, A <sub>V</sub> = – 1	±15		50			50		ns
Settling Time to 0.01%		10 V Step, A <sub>V</sub> = – 1	±15		65			65		ns
Settling Time to 0.1%		2 V Step, A <sub>V</sub> = – 1	±15		25			25		ns
Rise Time, Fall Time		R <sub>FB</sub> = 649, A <sub>V</sub> = +2	±15		3.5			3.5		ns
Differential Gain		f = 3.58 MHz	±15		0.01			0.01		%
Differential Phase		f = 3.58 MHz	±15		0.01			0.01		Degree
THD at f <sub>C</sub> = 10 MHz		V <sub>OUT</sub> = 2 V p-p, A <sub>V</sub> = +2	±15		–74			–74		dBc
Third-Order Intercept <sup>4</sup>		At f <sub>C</sub> = 10 MHz	±15		36			36		dBm
			±15		43			43		dBm
INPUT OFFSET VOLTAGE			±5 V, ±15 V		0.5	3		0.5	3	mV
		T <sub>MIN</sub> to T <sub>MAX</sub>				5			5	mV
Offset Voltage Drift					5			5		μV/°C
INPUT BIAS CURRENT										
–Input			±5 V, ±15 V		2	5		2	5	μA
		T <sub>MIN</sub> to T <sub>MAX</sub>				15			30	μA
+Input			±5 V, ±1 5 V		2	10		2	10	μA
		T <sub>MIN</sub> to T <sub>MAX</sub>				20			25	μA
TRANSRESISTANCE										
		T <sub>MIN</sub> to T <sub>MAX</sub>								
		V <sub>OUT</sub> = ±10 V								
		R <sub>L</sub> = ∞	±15 V	0.75	1.5		0.75	1.5		MΩ
		R <sub>L</sub> = 200 Ω	±15 V	0.5	0.75		0.5	0.75		MΩ
		V <sub>OUT</sub> = ±2.5 V								
		R <sub>L</sub> = 150 Ω	±5 V	0.25	0.4		0.125	0.4		MΩ
COMMON-MODE REJECTION										
V <sub>OS</sub> (vs. Common Mode)										
T <sub>MIN</sub> to T <sub>MAX</sub>		V <sub>CM</sub> = ±2.5 V	±5 V	56	60		50	60		dB
T <sub>MIN</sub> to T <sub>MAX</sub>		V <sub>CM</sub> = ±10 V	±15 V	60	66		56	66		dB
Input Current (vs. Common Mode)		T <sub>MIN</sub> to T <sub>MAX</sub>			1	3		1	3	μA/V
POWER SUPPLY REJECTION										
V <sub>OS</sub>		V <sub>S</sub> = ±4.5 V to ±18 V		60	70		60	70		dB
+Input Current		T <sub>MIN</sub> to T <sub>MAX</sub>			0.3	2		0.3	2	μA/V
–Input Current		T <sub>MIN</sub> to T <sub>MAX</sub>			0.4	2		0.4	2	μA/V

Parameter	Conditions	V <sub>s</sub>	AD811J/AD811A <sup>1</sup>			AD811S <sup>2</sup>			Unit
			Min	Typ	Max	Min	Typ	Max	
INPUT VOLTAGE NOISE	f = 1 kHz			1.9			1.9		nV/ $\sqrt{\text{Hz}}$
INPUT CURRENT NOISE	f = 1 kHz			20			20		pA/ $\sqrt{\text{Hz}}$
OUTPUT CHARACTERISTICS									
Voltage Swing, Useful Operating Range <sup>5</sup>		±5 V		±2.9			±2.9		V
		±15 V		±12			±12		V
Output Current	T <sub>J</sub> = 25°C			100			100		mA
Short-Circuit Current				150			150		mA
Output Resistance	(Open Loop at 5 MHz)			9			9		Ω
INPUT CHARACTERISTIC									
+Input Resistance				1.5			1.5		MΩ
–Input Resistance				14			14		Ω
Input Capacitance	+Input			7.5			7.5		pF
Common-Mode Voltage Range		±5 V		±3			±3		V
		±15 V		±13			±13		V
POWER SUPPLY									
Operating Range			±4.5		±18	±4.5		±18	V
Quiescent Current		±5 V		14.5	16.0		14.5	16.0	mA
		±15 V		16.5	18.0		16.5	18.0	mA
TRANSISTOR COUNT	Number of Transistors			40			40		

<sup>1</sup> The AD811JR is specified with ±5 V power supplies only, with operation up to ±12 V.

<sup>2</sup> See the Analog Devices military data sheet for 883B tested specifications.

<sup>3</sup> FPBW = slew rate/(2 π V<sub>PEAK</sub>).

<sup>4</sup> Output power level, tested at a closed-loop gain of two.

<sup>5</sup> Useful operating range is defined as the output voltage at which linearity begins to degrade.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	$\pm 18$ V
AD811JR Grade Only	$\pm 12$ V
Internal Power Dissipation	Observe Derating Curves
8-Lead PDIP Package	$\theta_{JA} = 90^{\circ}\text{C/W}$
8-Lead Cerdip Package	$\theta_{JA} = 110^{\circ}\text{C/W}$
8-Lead SOIC_N Package	$\theta_{JA} = 155^{\circ}\text{C/W}$
16-Lead SOIC_W Package	$\theta_{JA} = 85^{\circ}\text{C/W}$
20-Lead LCC Package	$\theta_{JA} = 70^{\circ}\text{C/W}$
Output Short-Circuit Duration	Observe Derating Curves
Common-Mode Input Voltage	$\pm V_S$
Differential Input Voltage	$\pm 6$ V
Storage Temperature Range (Q, E)	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Storage Temperature Range (N, R)	$-65^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Operating Temperature Range	
AD811J	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$
AD811A	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
AD811S	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Lead Temperature Range (Soldering 60 sec)	$300^{\circ}\text{C}$

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD811 is limited by the associated rise in junction temperature. For the plastic packages, the maximum safe junction temperature is  $145^{\circ}\text{C}$ . For the Cerdip and LCC packages, the maximum junction temperature is  $175^{\circ}\text{C}$ . If these maximums are exceeded momentarily, proper circuit operation is restored as soon as the die temperature is reduced. Leaving the device in the overheated condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the derating curves in Figure 21 and Figure 24.

While the AD811 is internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions. An important example is when the amplifier is driving a reverse-terminated  $75\ \Omega$  cable and the cable's far end is shorted to a power supply. With power supplies of  $\pm 12$  V (or less) at an ambient temperature of  $+25^{\circ}\text{C}$  or less, and the cable shorted to a supply rail, the amplifier is not destroyed, even if this condition persists for an extended period.

## METALIZATION PHOTOGRAPH

Contact the factory for the latest dimensions.




Figure 4. Metalization Photograph  
Dimensions Shown in Inches and (Millimeters)

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Differential Gain and Phase




Figure 8. Output Voltage Swing vs. Resistive Load




Figure 6. Frequency Response




Figure 9. Input Bias Current vs. Junction Temperature




Figure 7. Input Common-Mode Voltage Range vs. Supply Voltage




Figure 10. Output Voltage Swing vs. Supply Voltage




Figure 11. Quiescent Supply Current vs. Junction Temperature




Figure 12. Input Offset Voltage vs. Junction Temperature




Figure 13. Short-Circuit Current vs. Junction Temperature




Figure 14. Closed-Loop Output Resistance vs. Frequency



Figure 15. Rise Time and Overshoot vs. Value of Feedback Resistor,  $R_{FB}$ 

Figure 16. Transresistance vs. Junction Temperature




Figure 17. Input Noise vs. Frequency




Figure 20. Power Supply Rejection Ratio vs. Frequency



Figure 18. -3 dB Bandwidth and Peaking vs. Value of  $R_{FB}$ 

Figure 21. Maximum Power Dissipation vs. Temperature for Plastic Packages




Figure 19. Common-Mode Rejection Ratio vs. Frequency




Figure 22. Large Signal Frequency Response




Figure 23. Harmonic Distortion vs. Frequency




Figure 24. Maximum Power Dissipation vs. Temperature for Hermetic Packages




Figure 25. Noninverting Amplifier Connection




Figure 26. Small Signal Pulse Response, Gain = +1




Figure 27. Small Signal Pulse Response, Gain = +10




Figure 28. Closed-Loop Gain vs. Frequency, Gain = +1






Figure 29. Closed-Loop Gain vs. Frequency, Gain = +10

00866-E-030




Figure 32. Small Signal Pulse Response, Gain = -1

00866-E-033




Figure 30. Large Signal Pulse Response, Gain = +10

00866-E-031




Figure 33. Small Signal Pulse Response, Gain = -10

00866-E-034




Figure 31. Inverting Amplifier Connection

00866-E-032




Figure 34. Closed-Loop Gain vs. Frequency, Gain = -1

00866-E-035




Figure 35. Closed-Loop Gain vs. Frequency, Gain = -10

00866-E-036




Figure 36. Large Signal Pulse Response, Gain = -10

00866-E-037

## APPLICATIONS INFORMATION

### GENERAL DESIGN CONSIDERATIONS

The AD811 is a current feedback amplifier optimized for use in high performance video and data acquisition applications. Because it uses a current feedback architecture, its closed-loop  $-3$  dB bandwidth is dependent on the magnitude of the feedback resistor. The desired closed-loop gain and bandwidth are obtained by varying the feedback resistor ( $R_{FB}$ ) to tune the bandwidth and by varying the gain resistor ( $R_G$ ) to obtain the correct gain. Table 3 contains recommended resistor values for a variety of useful closed-loop gains and supply voltages.

**Table 3.  $-3$  dB Bandwidth vs. Closed-Loop Gain and Resistance Values**

<b><math>V_S = \pm 15</math> V</b>			
<b>Closed-Loop Gain</b>	<b><math>R_{FB}</math></b>	<b><math>R_G</math></b>	<b><math>-3</math> dB BW (MHz)</b>
+1	750 $\Omega$		140
+2	649 $\Omega$	649 $\Omega$	120
+10	511 $\Omega$	56.2 $\Omega$	100
-1	590 $\Omega$	590 $\Omega$	115
-10	511 $\Omega$	51.1 $\Omega$	95
<b><math>V_S = \pm 5</math> V</b>			
<b>Closed-Loop Gain</b>	<b><math>R_{FB}</math></b>	<b><math>R_G</math></b>	<b><math>-3</math> dB BW (MHz)</b>
+1	619 $\Omega$		80
+2	562 $\Omega$	562 $\Omega$	80
+10	442 $\Omega$	48.7 $\Omega$	65
-1	562 $\Omega$	562 $\Omega$	75
-10	442 $\Omega$	44.2 $\Omega$	65
<b><math>V_S = \pm 10</math> V</b>			
<b>Closed-Loop Gain</b>	<b><math>R_{FB}</math></b>	<b><math>R_G</math></b>	<b><math>-3</math> dB BW (MHz)</b>
+1	649 $\Omega$		105
+2	590 $\Omega$	590 $\Omega$	105
+10	499 $\Omega$	49.9 $\Omega$	80
-1	590 $\Omega$	590 $\Omega$	105
-10	499 $\Omega$	49.9 $\Omega$	80

Figure 17 and Figure 18 illustrate the relationship between the feedback resistor and the frequency and time domain response characteristics for a closed-loop gain of +2. (The response at other gains is similar.)

The 3 dB bandwidth is somewhat dependent on the power supply voltage. As the supply voltage is decreased, for example, the magnitude of the internal junction capacitances is increased, causing a reduction in closed-loop bandwidth. To compensate for this, smaller values of feedback resistor are used at lower supply voltages.

### ACHIEVING THE FLATTEST GAIN RESPONSE AT HIGH FREQUENCY

Achieving and maintaining gain flatness of better than 0.1 dB at frequencies above 10 MHz requires careful consideration of several issues.

#### Choice of Feedback and Gain Resistors

Because of the previously mentioned relationship between the 3 dB bandwidth and the feedback resistor, the fine scale gain flatness varies, to some extent, with feedback resistor tolerance. Therefore, it is recommended that resistors with a 1% tolerance be used if it is desired to maintain flatness over a wide range of production lots. In addition, resistors of different construction have different associated parasitic capacitance and inductance. Metal film resistors were used for the bulk of the characterization for this data sheet. It is possible that values other than those indicated are optimal for other resistor types.

#### Printed Circuit Board Layout Considerations

As is expected for a wideband amplifier, PC board parasitics can affect the overall closed-loop performance. Of concern are stray capacitances at the output and the inverting input nodes. If a ground plane is used on the same side of the board as the signal traces, a space (3/16" is plenty) should be left around the signal lines to minimize coupling. Additionally, signal lines connecting the feedback and gain resistors should be short enough so that their associated inductance does not cause high frequency gain errors. Line lengths less than 1/4" are recommended.

#### Quality of Coaxial Cable

Optimum flatness when driving a coax cable is possible only when the driven cable is terminated at each end with a resistor matching its characteristic impedance. If the coax is ideal, then the resulting flatness is not affected by the length of the cable. While outstanding results can be achieved using inexpensive cables, note that some variation in flatness due to varying cable lengths may occur.

#### Power Supply Bypassing

Adequate power supply bypassing can be critical when optimizing the performance of a high frequency circuit. Inductance in the power supply leads can form resonant circuits that produce peaking in the amplifier's response. In addition, if large current transients must be delivered to the load, then bypass capacitors (typically greater than 1  $\mu$ F) are required to provide the best settling time and lowest distortion. Although the recommended 0.1  $\mu$ F power supply bypass capacitors are sufficient in many applications, more elaborate bypassing (such as using two paralleled capacitors) may be required in some cases.

### Driving Capacitive Loads

The feedback and gain resistor values in Table 3 result in very flat closed-loop responses in applications where the load capacitances are below 10 pF. Capacitances greater than this result in increased peaking and overshoot, although not necessarily in a sustained oscillation.

There are at least two very effective ways to compensate for this effect. One way is to increase the magnitude of the feedback resistor, which lowers the 3 dB frequency. The other method is to include a small resistor in series with the output of the amplifier to isolate it from the load capacitance. The results of these two techniques are illustrated in Figure 38. Using a 1.5 k $\Omega$  feedback resistor, the output ripple is less than 0.5 dB when driving 100 pF. The main disadvantage of this method is that it sacrifices a little bit of gain flatness for increased capacitive load drive capability. With the second method, using a series resistor, the loss of flatness does not occur.




Figure 37. Recommended Connection for Driving a Large Capacitive Load




Figure 38. Performance Comparison of Two Methods for Driving a Capacitive Load




Figure 39. Recommended Value of Series Resistor vs. the Amount of Capacitive Load

Figure 39 shows recommended resistor values for different load capacitances. Refer again to Figure 38 for an example of the results of this method. Note that it may be necessary to adjust the gain setting resistor,  $R_G$ , to correct for the attenuation which results due to the divider formed by the series resistor,  $R_S$ , and the load resistance.

Applications that require driving a large load capacitance at a high slew rate are often limited by the output current available from the driving amplifier. For example, an amplifier limited to 25 mA output current cannot drive a 500 pF load at a slew rate greater than 50 V/ $\mu$ s. However, because of the 100 mA output current of the AD811, a slew rate of 200 V/ $\mu$ s is achievable when driving the same 500 pF capacitor, as shown in Figure 40.




Figure 40. Output Waveform of an AD811 Driving a 500 pF Load. Gain = +2,  $R_{FB} = 649 \Omega$ ,  $R_S = 15 \Omega$ ,  $R_L = 10 k\Omega$

## OPERATION AS A VIDEO LINE DRIVER

The AD811 has been designed to offer outstanding performance at closed-loop gains of +1 or greater, while driving multiple reverse-terminated video loads. The lowest differential gain and phase errors are obtained when using  $\pm 15$  V power supplies. With  $\pm 12$  V supplies, there is an insignificant increase in these errors and a slight improvement in gain flatness. Due to power dissipation considerations,  $\pm 12$  V supplies are recommended for optimum video performance. Excellent performance can be achieved at much lower supplies as well.

The closed-loop gain versus the frequency at different supply voltages is shown in Figure 42. Figure 43 is an oscilloscope photograph of an AD811 line driver's pulse response with  $\pm 15$  V supplies. The differential gain and phase error versus the supply are plotted in Figure 44 and Figure 45, respectively.

Another important consideration when driving multiple cables is the high frequency isolation between the outputs of the cables. Due to its low output impedance, the AD811 achieves better than 40 dB of output-to-output isolation at 5 MHz driving back-terminated 75  $\Omega$  cables.




Figure 41. A Video Line Driver Operating at a Gain of +2




Figure 42. Closed-Loop Gain vs. Frequency, Gain = +2




Figure 43. Small Signal Pulse Response, Gain = +2,  $V_S = \pm 15$  V




Figure 44. Differential Gain Error vs. Supply Voltage for the Video Line Driver of Figure 41




Figure 45. Differential Phase Error vs. Supply Voltage for the Video Line Driver of Figure 41

## AN 80 MHz VOLTAGE-CONTROLLED AMPLIFIER CIRCUIT

The voltage-controlled amplifier (VCA) circuit of Figure 46 shows the AD811 being used with the AD834, a 500 MHz, 4-quadrant multiplier. The AD834 multiplies the signal input by the dc control voltage,  $V_G$ . The AD834 outputs are in the form of differential currents from a pair of open collectors, ensuring that the full bandwidth of the multiplier (which exceeds 500 MHz) is available for certain applications. Here, the AD811 op amp provides a buffered, single-ended, ground-referenced output. Using feedback resistors R8 and R9 of 511  $\Omega$ , the overall gain ranges from -70 dB for  $V_G = 0$  V to +12 V (a numerical gain of +4) when  $V_G = 1$  V. The overall transfer function of the VCA is  $V_{OUT} = 4 (X1 - X2)(Y1 - Y2)$ , which reduces to  $V_{OUT} = 4 V_G V_{IN}$  using the labeling conventions shown in Figure 46. The circuit's -3 dB bandwidth of 80 MHz is maintained essentially constant—that is, independent of gain. The response can be maintained flat to within  $\pm 0.1$  dB from dc to 40 MHz at full gain with the addition of an optional capacitor of about 0.3 pF across the feedback resistor R8. The circuit produces a full-scale output of  $\pm 4$  V for a  $\pm 1$  V input and can drive a reverse-terminated load of 50  $\Omega$  or 75  $\Omega$  to  $\pm 2$  V.

The gain can be increased to 20 dB ( $\times 10$ ) by raising R8 and R9 to 1.27 k $\Omega$ , with a corresponding decrease in -3 dB bandwidth to approximately 25 MHz. The maximum output voltage under these conditions is increased to  $\pm 9$  V using  $\pm 12$  V supplies.

The gain-control input voltage,  $V_G$ , may be a positive or negative ground-referenced voltage, or fully differential, depending on the choice of connections at Pin 7 and Pin 8. A positive value of  $V_G$  results in an overall noninverting response. Reversing the sign of  $V_G$  simply causes the sign of the overall response to invert. In fact, although this circuit has been classified as a voltage-controlled amplifier, it is also quite useful as a general-purpose, four-quadrant multiplier, with good load driving capabilities and fully symmetrical responses from the X and Y inputs.

The AD811 and AD834 can both be operated from power supply voltages of  $\pm 5$  V. While it is not necessary to power them from the same supplies, the common-mode voltage at W1 and W2 must be biased within the common-mode range of the input stage of the AD811. To achieve the lowest differential gain and phase errors, it is recommended that the AD811 be operated from power supply voltages of  $\pm 10$  V or greater. This VCA circuit operates from a  $\pm 12$  V dual power supply.




Figure 46. An 80 MHz Voltage-Controlled Amplifier

## A VIDEO KEYER CIRCUIT

By using two AD834 multipliers, an AD811, and a 1 V dc source, a special form of a two-input VCA circuit called a video keyer can be assembled. Keying is the term used in reference to blending two or more video sources under the control of a third signal or signals to create such special effects as dissolves and overlays. The circuit shown in Figure 47 is a two-input keyer, with video inputs  $V_A$  and  $V_B$ , and a control input  $V_G$ . The transfer function (with  $V_{OUT}$  at the load) is given by

$$V_{OUT} = GV_A + (1 - G)V_B$$

where  $G$  is a dimensionless variable (actually, just the gain of the A signal path) that ranges from 0 when  $V_G = 0$  to 1 when  $V_G = 1$  V. Thus,  $V_{OUT}$  varies continuously between  $V_A$  and  $V_B$  as  $G$  varies from 0 to 1.

Circuit operation is straightforward. Consider first the signal path through U1, which handles video input  $V_A$ . Its gain is clearly 0 when  $V_G = 0$ , and the scaling chosen ensures that it has a unity value when  $V_G = 1$  V; this takes care of the first term of the transfer function. On the other hand, the  $V_G$  input to U2 is taken to the

inverting input X2 while X1 is biased at an accurate 1 V. Thus, when  $V_G = 0$ , the response to video input  $V_B$  is already at its full-scale value of unity, whereas when  $V_G = 1$  V, the differential input  $X1 - X2$  is 0. This generates the second term.

The bias currents required at the output of the multipliers are provided by R8 and R9. A dc level-shifting network comprising R10/R12 and R11/R13 ensures that the input nodes of the AD811 are positioned at a voltage within its common-mode range. At high frequencies, C1 and C2 bypass R10 and R11, respectively. R14 is included to lower the HF loop gain and is needed because the voltage-to-current conversion in the AD834s, via the Y2 inputs, results in an effective value of the feedback resistance of 250  $\Omega$ ; this is only about half the value required for optimum flatness in the AD811's response. (Note that this resistance is unaffected by  $G$ : when  $G = +1$ , all the feedback is via U1, while when  $G = 0$  it is all via U2). R14 reduces the fractional amount of output current from the multipliers into the current-summing inverting input of the AD811 by sharing it with R8. This resistor can be used to adjust the bandwidth and damping factor to best suit the application.




Figure 47. A Practical Video Keyer Circuit

To generate the 1 V dc needed for the  $1 - G$  term, an [AD589](#) reference supplies  $1.225 \text{ V} \pm 25 \text{ mV}$  to a voltage divider consisting of resistors R2 through R4. Potentiometer R3 should be adjusted to provide exactly 1 V at the X1 input.

In this case, an arrangement is shown using dual supplies of  $\pm 5 \text{ V}$  for both the [AD834](#) and the [AD811](#). Also, the overall gain is arranged to be unity at the load when it is driven from a reverse-terminated  $75 \Omega$  line. This means that the dual VCA has to operate at a maximum gain of +2, rather than +4 as in the VCA circuit of Figure 46. However, this cannot be achieved by lowering the feedback resistor because below a critical value (not much less than  $500 \Omega$ ) the peaking of the [AD811](#) may be unacceptable. This is because the dominant pole in the open-loop ac response of a current feedback amplifier is controlled by this feedback resistor. It would be possible to operate at a gain of  $\times 4$  and then attenuate the signal at the output. Instead, the signals have been attenuated by 6 dB at the input to the [AD811](#); this is the function of R8 through R11.

Figure 48 is a plot of the ac response of the feedback keyer when driving a reverse-terminated  $50 \Omega$  cable. Output noise and adjacent channel feedthrough, with either channel fully off and the other fully on, is about  $-50 \text{ dB}$  to  $10 \text{ MHz}$ . The feedthrough at  $100 \text{ MHz}$  is limited primarily by board layout. For  $V_G = 1 \text{ V}$ , the  $-3 \text{ dB}$  bandwidth is  $15 \text{ MHz}$  when using a  $137 \Omega$  resistor for

R14 and  $70 \text{ MHz}$  with  $R14 = 49.9 \Omega$ . For more information on the design and operation of the VCA and video keyer circuits, refer to the [AN-216 Application Note, Video VCAs and Keyers: Using the AD834 and AD811](#) by Brunner, Clarke, and Gilbert, available on the Analog Devices, Inc. website at [www.analog.com](http://www.analog.com).





Figure 48. A Plot of the AC Response of the Video Keyer

00886E-049




## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001  
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.  
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 49. 8-Lead Plastic Dual In-Line Package [PDIP]  
(N-8)


Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 50. 8-Lead Ceramic Dual In-Line Package [CERDIP]  
(Q-8)

Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MS-012-AA  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 51. 8-Lead Standard Small Outline Package [SOIC\_N]  
Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

012407-A




CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 52. 20-Terminal Ceramic Leadless Chip Carrier [LCC]  
(E-20-1)

Dimensions shown in inches and (millimeters)

022106-A



COMPLIANT TO JEDEC STANDARDS MS-013-AA  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 53. 16-Lead Standard Small Outline Package [SOIC\_W]  
Wide Body (RW-16)

Dimensions shown in millimeters and (inches)

08-27-2007-B

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD811ANZ	−40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
AD811AR-16	−40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
AD811ARZ-16	−40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
AD811ARZ-16-REEL	−40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
AD811ARZ-16-REEL7	−40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
AD811JR-EBZ		8-Lead SOIC Evaluation Board	
AD811JRZ	0°C to +70°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
AD811JRZ-REEL7	0°C to +70°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
AD811SQ/883B	−55°C to +125°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8
AD811SE/883B	−55°C to +125°C	20-Terminal Ceramic Leadless Chip Carrier [LCC]	E-20-1
AD811ACHIPS	−40°C to +85°C		DIE
AD811SCHIPS	−55°C to +125°C		DIE

<sup>1</sup> Z = RoHS Compliant Part.