

74VHCT00A

Quad 2-Input NAND Gate

Features

- High speed: $t_{PD} = 5.0\text{ns}$ (Typ.) at $T_A = 25^\circ\text{C}$
- High noise immunity: $V_{IH} = 2.0\text{V}$, $V_{IL} = 0.8\text{V}$
- Power down protection is provided on all inputs and outputs
- Low noise: $V_{OLP} = 0.8\text{V}$ (Max.)
- Low power dissipation: $I_{CC} = 2\text{A}$ (Max.) at $T_A = 25^\circ\text{C}$
- Pin and function compatible with 74HCT00

General Description

The VHCT00A is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with $V_{CC} = 0\text{V}$. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

Ordering Information


Order Number	Package Number	Package Description
74VHCT00AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT00ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT00AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.




All packages are lead free per JEDEC: J-STD-020B standard.

Connection Diagram



Logic Symbol



Pin Description

Pin Names	Description
A_n, B_n	Inputs
$\bar{O}_n$	Outputs

Truth Table

A	B	$\bar{O}$
L	L	H
L	H	H
H	L	H
H	H	L

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	−0.5V to +7.0V
V_{IN}	DC Input Voltage	−0.5V to +7.0V
V_{OUT}	DC Output Voltage Note 1 Note 2	−0.5V to $V_{CC} + 0.5V$ −0.5V to 7.0V
I_{IK}	Input Diode Current	−20mA
I_{OK}	Output Diode Current ⁽³⁾	±20mA
I_{OUT}	DC Output Current	±25mA
I_{CC}	DC V_{CC} /GND Current	±50mA
T_{STG}	Storage Temperature	−65°C to +150°C
T_L	Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions⁽⁴⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	4.5V to +5.5V
V_{IN}	Input Voltage	0V to +5.5V
V_{OUT}	Output Voltage Note 1 Note 2	0V to V_{CC} 0V to 5.5V
T_{OPR}	Operating Temperature	−40°C to +85°C
t_r, t_f	Input Rise and Fall Time, $V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

Notes:

1. HIGH or LOW state. I_{OUT} absolute maximum rating must be observed.
2. $V_{CC} = 0V$.
3. $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ (Outputs Active).
4. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	Conditions	T _A = 25°C			T _A = -40°C to +85°C		Units
				Min.	Typ.	Max.	Min.	Max.	
V _{IH}	HIGH Level Input Voltage	4.5		2.0			2.0		V
		5.5		2.0			2.0		
V _{IL}	LOW Level Input Voltage	4.5				0.8		0.8	V
		5.5				0.8		0.8	
V _{OH}	HIGH Level Output Voltage	4.5	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50μA	4.40	4.50		4.40	V
				I _{OH} = -8mA	3.94			3.80	
V _{OL}	LOW Level Output Voltage	4.5	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 50μA		0.0		0.1	V
				I _{OL} = 8mA				0.44	
I _{IN}	Input Leakage Current	0 – 5.5	V _{IN} = 5.5V or GND			±0.1		±1.0	μA
I _{CC}	Quiescent Supply Current	5.5	V _{IN} = V _{CC} or GND			2.0		20.0	μA
I _{CCT}	Maximum I _{CC} /Input	5.5	V _{IN} = 3.4V, Other Inputs = V _{CC} or GND			1.35		1.50	mA
I _{OFF}	Output Leakage Current (Power Down State)	0.0	V _{OUT} = 5.5V			0.5		5.0	μA

Noise Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C		Units
				Typ.	Limit	
V _{OLP} ⁽⁵⁾	Quiet Output Maximum Dynamic V _{OL}	C _L = 50pF	5.0	0.4	0.8	V
V _{OLV} ⁽⁵⁾	Quiet Output Minimum Dynamic V _{OL}	C _L = 50pF	5.0	-0.4	-0.8	V
V _{IHD} ⁽⁵⁾	Minimum HIGH Level Dynamic Input Voltage	C _L = 50pF	5.0		2.0	V
V _{ILD} ⁽⁵⁾	Maximum LOW Level Dynamic Input Voltage	C _L = 50pF	5.0		0.8	V

Note:

5. Parameter guaranteed by design.






AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	Conditions	T _A = 25°C			T _A = -40°C to +85°C		Units
				Min.	Typ.	Max.	Min.	Max.	
t _{PLH} , t _{PHL}	Propagation Delay	5.0 ± 0.5	C _L = 15pF		5.0	6.9	1.0	8.0	ns
			C _L = 50pF		5.5	7.9	1.0	9.0	
C _{IN}	Input Capacitance		V _{CC} = Open		4	10		10	pF
C _{PD}	Power Dissipation Capacitance		⁽⁶⁾		17				pF

Note:

6. C_{PD} is defined as the value of the internal equivalent capacitance, which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation:





$$I_{CC} (\text{Opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 \text{ (per gate)}$$



NOTES:


- CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 2009.
- LANDPATTERN STANDARD: SOP65P640X110-14M.
- DRAWING FILE NAME: MKT-MTC14rev7.





NOTES:

- A. CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C
- B. ALL DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS
- D. LAND PATTERN STANDARD: SOIC127P600X145-14M
- E. CONFORMS TO ASME Y14.5M, 2009
- D. DRAWING FILENAME: MKT-M14Arev14



DETAIL A
SCALE 16 : 1



ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local
Sales Representative