1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function	Toggle Speed (Mhz)
01	CY37256	256 Macrocell CPLD	83
02	CY37256	256 Macrocell CPLD	125

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Μ	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Z	See figure 1	160	Quad flat package

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99523
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2
DSCC FORM 2234	•		

APR 97

	1.3	Absolute	maximum	ratings.	1/
--	-----	----------	---------	----------	----

Supply voltage range (V _{CC}) Programming supply voltage range (V _{PP}) DC input voltage range Maximum power dissipation Lead temperature (soldering, 10 seconds) Thormal resistance input to case (A):	-0.5 V dc to +7.0 V dc 4.5 V dc to 5.5 V dc -0.5 V dc to +7.0 V dc 2.0 W <u>2/</u> +260°C
Case outline Z	7.2° C/W
Junction temperature (T _J)	+150°C <u>3</u> /
Storage temperature range	-65°C to +150°C
Endurance	25 erase/write cycles (minimum)
Data retention	10 years (minimum)

1.4 Recommended operating conditions. 4/

Case operating temperature Range(T _c)	-55°C to +125°C
Supply voltage relative to ground(V _{cc})	+4.5 V dc minimum to +5.5 V dc maximum
Ground voltage (GND)	0 V dc
Input high voltage (V _{IH})	2.0 V dc minimum
Input low voltage (VIL)	0.8 V dc maximum

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

- <u>1</u>/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Must withstand the added P_D due to short circuit test (e.g., IOS).
- Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- 4/ All voltage values in this drawing are with respect to V_{SS} .

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-99523
		REVISION LEVEL B	SHEET 3

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192M-95 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; <u>http://www.astm.org</u>.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard EIA/JESD78 - IC Latch-Up Test.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201; <u>http://www.jedec.org</u>.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-99523
		REVISION LEVEL B	SHEET 4
5000 F0514 000 /			

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

3.11 <u>Processing CPLDs</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.11.1 <u>Erasure of CPLDs</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.6 herein.

3.11.2 <u>Programmability of CPLDs</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.7 herein.

3.11.3 <u>Verification of erasure or programmed CPLDs</u>. When specified, devices shall be verified as either programmed (see 4.7 herein) to the specified pattern or erased (see 4.6 herein). As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

3.12 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitor. This reprogrammability test shall be done only for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall be under document control and shall be made available upon request.

3.13 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein, over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request by the preparing or acquiring activity, along with the test data.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-99523
		REVISION LEVEL B	SHEET 5

Test	Symbol	Conditions	Group A	Device	Limits		Unit
		$\begin{array}{l} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	Subgroups	type	Min	Max	
High Level output voltage	V _{OH}	$ V_{CC} = 4.5 \text{ V}, \ V_{IL} = 0.8 \text{V} \\ I_{OH} = -2.0 \text{ mA}, \ V_{IH} = 2.0 \text{ V} \ \underline{1} / $	1, 2, 3	All	2.4		V
High Level output voltage with Output	V _{OHZ}	$\begin{array}{l} V_{CC} = 5.5 \; V, V_{IL} = 0.8 V \\ I_{OH} = 0 \; \mu A, V_{IH} = 2.0 \; V \underline{3} / \end{array}$				4.5	V
Disabled 2/		$V_{CC} = 5.5 \text{ V}, V_{IL} = 0.8 \text{V}$ $I_{OH} = -150 \mu\text{A}, V_{IH} = 2.0 \text{ V} \underline{3}/$				3.6	V
Low level output voltage	V _{OL}	$\begin{array}{l} V_{CC} = 4.5 \ V, \ I_{OL} = 12.0 \ mA \\ V_{IL} = 0.8 \ V, \ V_{IH} = 2.0 \ V \underline{1}/ \end{array}$				0.5	V
High level input voltage <u>4</u> /	V _{IH}				2	V _{CC} + 0.5 V	V
Low level input voltage <u>4</u> /	V _{IL}				-0.5	0.8	V
Input load current	I _{IX}	$V_{IN} = 0 V \text{ or } V_{CC}$, with Busshold off			-10	+10	μA
Output leakage current	I _{oz}	$V_{CC} = 5.5 V$ $V_{O} = GND \text{ or } V_{CC},$ Output disabled, Busshold off			-50	+50	μA
Output short circuit current <u>2</u> / <u>5</u> /	I _{OS}	$V_{CC} = 5.5 \text{ V}, V_{OUT} = 0.5 \text{ V}$			-30	-160	mA
Power supply current <u>6</u> /	I _{CC}	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 5.5 \ V, \ I_{OUT} = 0 \ mA, \\ V_{IN} = 0 \ V \ and \ 5.5 \ V \\ f = 1.0 \ MHz \end{array}$				300	mA
Input bus hold low sustained current <u>2</u> /	I _{BHL}	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{ V}$			+75		μA
Input bus hold high sustained current <u>2</u> /	I _{BHH}	$V_{CC} = 4.5 \text{ V}, V_{IH} = 2.0 \text{ V}$		-	-75		μA
Input bus hold low sustained overdrive current <u>2/</u>	I _{BHLO}	V _{CC} = 5.5 V				+500	μA
Input bus hold high sustained overdrive	I _{BHHO}	V _{CC} = 5.5 V				-500	μA

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99523
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6
		•	

Test	Symbol	Conditions		Group A	Device	Limits		Unit
		$4.5 V \le V_{CC} \le 5.5$ - $55^{\circ}C \le T_{C} \le +12$ unless otherwise spe	5 V 5°C ecified	Subgroups	type	Min	Max	
Input capacitance 2/	C _{IN}	See 4.4.1e, VIN = 5.0 f = 1 Mhz, TA = 25°C	V,	4	All		10	pF
Output capacitance <u>2</u> /	C _{OUT}						12	
Dual functional pin capacitance <u>2</u> /	C_{DP}						16	
Functional test		See 4.4.1c		7,8A,8B	All			
Input to combinatorial	t _{PD}	See figures 3 and 4		9, 10, 11	01		15	ns
output <u>7</u> / <u>8</u> / <u>9</u> / <u>10</u> /		(circuit A)			02		10	
Input to output through	t _{PDL}	See figures 3 and 4			01		19	
transparent input or output latch <u>2</u> / <u>7</u> / <u>8</u> / <u>9/10</u> /		(circuit A)		9, 10, 11	02		16.5	
Input to output through	tenu				01		20	
transparent input and output latch <u>2/ 7/ 8/ 9/</u> 10/					02		17.5	
Input to output enable	t _{EA}	See figures 3 and 4			01		19	
see figure 3 test waveforms <u>2/ 7/ 8/ 9/10/</u>		(circuit B)			02		14	
Input to output disable	t _{ER}				01		19	
see figure 3 test waveforms <u>2</u> / <u>7/ 8</u> /					02		14	
Clock or Latch enable	t _{WH}	See figures 3 and 4			01	4		
					02	3		_
Elock of latch enable input low time $2/7/$	t _{WL}				01	4		
Input register or latch	tic				01	3		
set-up time $\underline{2}/\underline{7}/$	-15				02	2		
Input register or latch	t _{IH}				01	3		
hold time <u>2</u> / <u>7</u> /					02	2		
Input register clock or	t _{ICO}				01		19	4
latch enable to combinatorial output 2/ <u>7/ 8/ 9/10</u> /					02		12.5	
ee footnotes at end of table		<u>.</u>			4	<u>,</u>	I	
STAI		WING	SIZE A	=			5962	-9952
DEFENSE SUPPLY CENTER COLUMBUS			~				OUEET	

$4.5 \lor_{CC} \leq 5.5 \lor_{CC}$ unless otherwise specifiedSubgroupstypeMinMaxInput register clock or latch enable to output $1/2$ $9/10'$ t_{COL} See figures 3 and 4 (circuit A)9, 10, 110121Synchronous clock or latch enable to output $1/2$ $9/10'$ t_{CO} t_{CO} 018Synchronous clock or latch enable to output $1/2$ $9/10'$ t_{U} 01 16 Synchronous clock or latch enable $1/2$ $1/8'$ t_{U} 01 16 Set-up time from input through transparent latch combinatorial output combinatorial output $2/2$ $1/8'$ t_{U} 01 15 Output Synchronous clock or latch enable to output synchrono	Test	Symbol	Condition	s	Group A	Device	Limits	3	Unit
Input register clock or latch enable to output through transparent output latch 2/1/8/ 9/10/ t _{Cock} See figures 3 and 4 (circuit A) 9, 10, 11 01 21 02 16 03/10/ tco 10 8 9/10/ tco 10 8 02 6.5 16 01 8 02 6.5 All 0 0 1 8 02 5.5 10 8 02 5.5 01 15 01 15 02 10 02 10 15 02 10 14 02 11 15 02 10 15 01 15 02 10 14 02 14 02 12 12 02 14 02 14 02 12 12 02 14 02 14 02 14 15 02 14 02 14 0			$4.5 V \le V_{CC} \le -55^{\circ}C \le T_{C} \le +$ unless otherwise	5.5 V 125°C specified	Subgroups	type	Min	Max	
latch enable to output (circuit A) $(circuit A)$ $(cir$	Input register clock or	t _{ICOL}	See figures 3 and 4		9, 10, 11	01		21	ns
Synchronous clock or latch enable to output T_{co} Set-up time from input to synchronous clock or latch enable T_{d} Set-up time from input through transparent latch loo duput register Synchronous clock or latch enable T_{d} T_{d} Output Synchronous clock or latch enable to combinatorial output register Synchronous clock or latch enable T_{d} T_{co} Output Synchronous clock or latch enable to combinatorial output register Synchronous clock or latch enable to combinatorial output delay (through memory array) T_{co} $2/T_{d}$ T_{d} T_{esc} Hold time for input through transparent latch leaded to output synchronous clock or latch enable to combinatorial output delay (through memory array) T_{co} $2/T_{d}$ T_{d} T_{esc} Hold time for input through transparent latch from output register Synchronous clock or latch enable to coutput synchronous clock or latch enable to coutput synchronous clock or latch enable to reduce through transparent latch from output register Synchronous clock or latch enable to coutput synchronous clock or latch enable to coutput synchronous clock or latch enable to reduce through transparent latch from output register Synchronous clock or latch enable to coutput synchronous clock or latch enable to coutput synchronous clock or latch enable to reduce through transparent latch to through transparent latch enable to transparent latch enable to through trans	latch enable to output through transparent output latch <u>2/ 7/ 8</u> / <u>9/10/</u>		(circuit A)			02		16	
Register or latch data hold time I'_{l} t _H Set-up time from input to synchronous clock or latch enable I'_{l} B'_{l} ts_ Set-up time from input through transparent latch to output register Synchronous clock or latch enable $2/I'_{l}$ B'_{l} ts_ Output Synchronous clock or latch enable to combinatorial output delay (through memory array) I'_{l} B'_{l} ts_cs Output Synchronous clock or latch enable to synchronous clock or latch enable I'_{l} I'_{l} B'_{l} t_{H_{L}} Hold time for input through transparent latch from output register Synchronous clock or latch enable I'_{l} I'_{l} B'_{l} t_{H_{L}} Output Synchronous clock or latch enable to output synchronous clock or latch enable I'_{l} I'_{l} B'_{l} t_{H_{L}} Idold time for input through transparent latch from output register Synchronous clock or latch enable I'_{l} I'_{l} B'_{l} t_{H_{L}} Output Synchronous clock or latch enable I'_{l} I'_{l} I'_{l} t_{H_{L}} 0 I'_{l} I'_{l} I'_{l} t_{H_{L}} 0 I'_{l} I'_{l} I'_{l} t_{H_{L}} 0 I'_{l} I'_{l} I'_{l} I'_{l} t_{H_{L}} 0 I'_{l} I'_{l} I'_{l} I'_{l} I'_{l} I'_{l} 0 1 8.3 0	Synchronous clock or latch enable to output <u>7/</u> 9/10/	t _{CO}				01 02		8 6.5	ns
Set-up time from input to synchronous clock or latch enabletsSet-up time from input through transparent latch to output register Synchronous clock or latch enable 0 $2/7/8/$ tst.Output Synchronous clock or latch enable 10 combinatorial output delay (through memory array) $2/7/8/9/10/$ tcorOutput Synchronous clock or latch enable 10 combinatorial output delay (through memory array) $2/7/8/9/10/$ tcorOutput Synchronous clock or latch enable 10 combinatorial output delay (through nemory array) $2/7/8/9/10/$ tscsOutput Synchronous clock or latch enable 10 output synchronous 	Register or latch data hold time <u>7</u> /	t _H				All	0		ns
synchronous clock or iatch enable $Z' \underline{S}'$ Set-up time from input through transparent latch to output register Synchronous clock or latch enable to combinatorial output delay (through memory array) $Z' \underline{T}' \underline{S}' \underline{S}' \underline{10}'$ Output Synchronous clock or latch enable to combinatorial output delay (through memory array) $Z' \underline{T}' \underline{S}' \underline{S}' \underline{10}'$ Output Synchronous clock or latch enable to output synchronous clock or latch enable to coutput synchronous clock or latch enable to coutput synchronous clock or latch enable to output synchronous clock or latch enable of through logic array) $Z' \underline{T}' \underline{S}' \underline{S}'$ Hold time for input through transparent latch from output register Synchronous clock or latch enable of $1/3_{CS-1}$ ($1/3_{CS-1}$	Set-up time from input to	t _s				01	8		ns
Set-up time from input through transparent latch to output register Synchronous clock or latch enable $2/Z/B'$ tst Output Synchronous clock or latch enable to combinatorial output delay (through memory array) tco2 $2/Z/B'/D'$ tscs Output Synchronous clock or latch enable to corbust synchronous clock or latch enable to output synchronous clock or latch enable to 	synchronous clock or latch enable $\frac{7}{8}$					02	5.5		
through transparent latch to output register Synchronous clock or latch enable $2/Z'$ g/ Output Synchronous clock or latch enable to combinatorial output delay (through memory array) $2/$ T/ 8/9/10/ Output Synchronous clock or latch enable to output tregister Synchronous clock or latch enable 2/ T/ Maximum frequency with internal feedback (lesser of 1/tscs; 1/ts + th), or 1/tco) 2/ T/ ee footnotes at end of table.	Set-up time from input	t _{SL}				01	15		ns
Output Synchronous clock or latch enable to combinatorial output delay (through memory array) t_{CO2} 14 01 19 02 14 01 12 01 12 01 12 02 8 01 12 02 8 01 12 02 8 01 12 02 8 01 12 02 8 01 12 02 8 01 12 02 8 01 12 02 8 01 12 02 8 14 0 15 14 02 8 16 19 17 8/ Hold time for input through transparent latch from output register Synchronous clock or latch enable 2/7/ 1 16 14 0 17 8/ 02 18 02 125	through transparent latch to output register Synchronous clock or latch enable <u>2/ 7/ 8</u> /					02	10		
clock or latch enable to combinatorial output delay (through memory array) $2l \ Tl \ 8/\ 9/\ 10/$ 02 14 Output Synchronous clock or latch enable to output synchronous clock or latch enable (through logic array) $Tl \ 8/$ 01 12 Hold time for input through transparent latch from output register Synchronous clock or latch enable $2l \ Tl$ the 01 12 Maximum frequency with internal feedback (lesser of $1/t_{CO}$) $2l \ Tl$ the 01 83 output synchrones at end of table. fmax1 the 01 83	Output Synchronous	t _{CO2}				01		19	ns
Output Synchronous clock or latch enable to output synchronous clock or latch enable (through logic array) $T/B/$ tscs0112028Hold time for input through transparent latch from output register Synchronous clock or latch enable $2/T/$ t_{HL}0Maximum frequency with internal feedback (lesser of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO}) 2/T/f_{MAX1}ee footnotes at end of table.$	clock or latch enable to combinatorial output delay (through memory array) 2/ 7/ 8/ 9/ 10/					02		14	
clock or latch enable to output synchronous clock or latch enable (through logic array) $T/8/$ 02 8 Hold time for input through transparent latch from output register Synchronous clock or latch enable $2/T/$ the 0 Maximum frequency with internal feedback (lesser of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO}) 2/T/$ f_MAX1 01 83 ee footnotes at end of table. 02 125 1	Output Synchronous	t _{SCS}				01	12		ns
Hold time for input through transparent latch from output register Synchronous clock or latch enable $2/$ $T/$ All0Maximum frequency with internal feedback (lesser of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO})$ $2/$ $T/$ f_{MAX1}0183ee footnotes at end of table.	clock or latch enable to output synchronous clock or latch enable (through logic array) <u>7/8/</u>					02	8		
Maximum frequency with internal feedback (lesser of 1/t _{SCS} , 1/(t _S + t _H), or 1/t _{CO}) $2/\overline{Z}/$ 01 83 02 125	Hold time for input through transparent latch from output register Synchronous clock or latch enable <u>2/7/</u>	t _{HL}				All	0		ns
The main record act (resser) of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO}$) $2/\underline{7}/$ ee footnotes at end of table.	Maximum frequency with	f _{MAX1}				01	83		Mhz
ee footnotes at end of table.	of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO}$) $2/7/$					02	125		
	ee footnotes at end of table								
STANDARD SIZE 5962-			/ING	SIZE A				5962-	99523

В

8

	TABLE	I. Electrical performan	nce charac	<u>cteristics</u> - Co	ontinued.	1		1			
Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5 -55°C <u><</u> T _C ≤ +12	.5 V 25°C	Group A Subgroup	s type	Limits Min	Max	Unit			
		unless otherwise sp	pecified								
Maximum frequency data	f _{MAX2}	See figures 3 and	4	9, 10, 11	01	125		MHz			
path in output register/latched mode (lesser of $1/(t_{WL} + t_{WH})$, $1/(t_{S} + t_{H})$, or $1/t_{CO}$) <u>2</u> / <u>7</u> /		(circuit A)			02	154					
Maximum frequency with	f _{MAX3}				01	62.5					
external feedback (lesser of $1/(t_{CO} + t_S)$,or $1/(t_{WL +} t_{WH})$ 2/ 7/					02	83					
Maximum frequency in	f _{MAX4}				01	83					
pipelined mode (lesser of $1/(t_{CO} + t_{IS}), 1/t_{ICS}, 1/(t_{WL} + t_{WH}), 1/(t_{IS} + t_{IH}), \text{or } 1/t_{SCS}$ $2/\underline{7}/$					02	118					
Input register	t _{ICS}				01	12		ns			
Synchronous clock to output register clock 2/ 7/ 8/					02	8					
Asynchronous preset	t _{PW}						01	15			
width <u>2</u> / <u>7</u> /				02	10						
Asynchronous preset recovery time <u>2/ 7/ 8</u> /	t _{PR}				01	17		-			
Asynchronous preset to	t⊳o					01	12	21	1		
output <u>2/ 7/ 8/ 9/10</u> /		t _{RW}		02		15					
Asynchronous reset width	t _{RW}				01	15					
<u>2</u> / <u>7</u> /				02	10						
Asynchronous reset	t _{RR}				01	17					
recovery time <u>2</u> / <u>7</u> / <u>8</u> /					02	12					
Asynchronous reset to	t _{RO}				01		21				
output <u>2</u> / <u>7/8/9/10</u> /					02		15				
Product term clock or	t _{COPT}				01		15				
output <u>2</u> / <u>7</u> / <u>8</u> / <u>9</u> / <u>10</u> /					02		13				
Register or latch data hold	t _{HPT}				01	6.0					
time <u>2</u> / <u>7</u> /								02	5.0		1
Set-up time from input to	teer				01	6.0		-			
product term clock or latch enable(PTCLK) <u>2</u> / <u>7</u> /	*SP1				02	5.0					
See footnotes at the end of ta	ble.										
STAN			SIZI	E			5962-	99523			
				RE	/ISION LEVEL		SHEET	0			
SCC FORM 2234			<u> </u>	Į	ט			9			

	TABLE	I. Electrical performance charac	<u>cteristics</u> - Contir	nued.			
Test	Symbol	Conditions	Group A	Device	Limits		Unit
		4.5 V \leq V _{CC} \leq 5.5 V -55°C \leq T _C \leq +125°C unless otherwise specified	Subgroups	type	Min	Max	
Set-up time for buried register used as an input register from input to product term clock or latch enable (PTCLK) <u>2/ 7/ 8</u> /	t _{ISPT}	See figures 3 and 4 (circuit A)	9, 10, 11	All	0		ns
Buried register used as	t _{IHPT}			01	14		
data hold time $\frac{2}{7}$				02	9		
Product term clock or	t _{CO2PT}			01		24	
latch enable (PTCLK) to output delay (through logic array) <u>2/ 7/ 8/ 9/10</u> /				02		19	
Low power adder <u>2</u> / <u>7</u> /	t _{LP}			All		2.5	
Slow output slew rate adder <u>2/ 7/</u>	t _{SLEW}			All		3.0	
3.3 V I/O mode timing adder <u>2/ 7/</u>	t _{3.3IO}			All		0.3	
Set-up time from TDI and TMS to TCK <u>2/ 7/</u>	t _{S JTAG}			All	0		
Hold time on TDI and TMS <u>2/ 7</u> /	t _{H JTAG}			All	20		
Falling edge of TCK to TDO <u>2/ 7/</u>	t _{CO JTAG}			All		20	
Maximum JTAG tap controller frequency <u>2</u> / <u>7</u> /	f _{JTAG}			All		20	MHz

- $\underline{1}$ / IOH = -2 mA, IOL = +2 mA for TDO.
- 2/ Tested initially and after any design or process changes that affect this parameter.
- 3/ When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to a maximum of 3.6 V if no leakage current is allowed. This voltage is lowered significantly by a small leakage current. Note that all I/Os are output disabled during ISR programming. Contact manufacturer for additional information.
- 4/ These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
- $\frac{5}{V}$ Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.
- 6/ Measured under AC conditions. Program pattern using 16-bit counter per logic block or equivalent.
- 7/ All AC parameters are measured with 2 outputs switching, and 35 pF AC test load, unless otherwise specified.
- $\underline{8}$ Logic blocks operating in low power mode, add t_{LP} to this spec.
- 9/ Outputs using slow output slew rate, add t_{SLEW} to this spec.
- <u>10</u>/ When V_{CCO} = 3.3 V add $t_{3.3IO}$ to this spec.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99523
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10
DSCC FORM 2234	•		



AFK 97

Device type All Device type All Terminal number Terminal symbol Terminal number Terminal number Terminal number Terminal number Terminal number Terminal number Terminal number 1 GND 55 I/O 108 I/O 2 I/O 55 I/O 108 I/O 3 I/O 56 I/O 110 I/O 4 I/O 57 I/O 113 I/O 5 I/O 65 I/O 113 I/O 6 I/O/TCK 60 V_CD 115 I/O 7 I/O 65 I/O 115 I/O 10 GND 64 I/O 115 I/O 11 I/O 65 I/O 122 I/O 13 I/O 67 I/O 123 I/O 122 14 I/O 71 GND 122 I/O 122 </th <th colspan="7">Case outline Z</th>	Case outline Z									
Terminal number Terminal symbol Terminal number Terminal symbol Terminal number Terminal number 1 6ND 56 I/O I/O I/O 2 I/O 56 I/O I/O I/O 3 I/O 57 I/O I/O I/O 4 I/O 58 I/O I/O I/O 5 I/O/TCK 60 V_CC I/O I/O 6 I/O/TCK 60 V_CC I/O I/O 10 0/O 65 I/O I/O I/O 11 10/O 66 I/O I/O I/O 11 10/O 66 I/O I/O I/O 13 I/O 67 I/O I/O I/O 14 I/O 68 I/O I/O I/O 15 I/O 77 I/O I/O I/O 16 I/O 1/O I/O	Device type	All		Device type		All		Device type		All
1 GND 55 1/0 108 1/0 2 1/0 55 1/0 108 1/0 4 1/0 55 1/0 111 1/0 5 1/0 58 1/0 111 1/0 5 1/0 58 1/0 111 1/0 6 1/0 68 1/0 111 1/0 7 1/0 68 1/0 111 1/0 9 1/0 63 1/0 116 1/0 11 1/0 66 1/0 118 1/0 12 1/0 66 1/0 123 1/0 13 1/0 67 1/0 123 1/0 14 1/0 1/1 6ND 124 1/0 15 1/0 1/2 1/0 123 1/0 15 1/0 1/2 1/0 124 1/0 16 1/0 <td>Terminal number</td> <td>Terminal symbol</td> <td></td> <td>Terminal number</td> <td></td> <td>Terminal symbol</td> <td></td> <td>Terminal number</td> <td></td> <td>Terminal symbol</td>	Terminal number	Terminal symbol		Terminal number		Terminal symbol		Terminal number		Terminal symbol
FIGURE 2. Terminal connections. STANDARD SIZE 5962-99523 MICROCIRCUIT DRAWING A 5962-99523 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 REVISION LEVEL B SHEET 12 12	$\begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ 42\\ 43\\ 44\\ 45\\ 46\\ 47\\ 48\\ 49\\ 50\\ 51\\ 52\\ 53\\ 54\\ \end{array}$	GND I/O I/O I/O I/O I/O I/O I/O I/O		$\begin{array}{c} 55\\ 56\\ 57\\ 58\\ 59\\ 60\\ 61\\ 62\\ 63\\ 64\\ 65\\ 66\\ 67\\ 68\\ 69\\ 70\\ 71\\ 72\\ 73\\ 74\\ 75\\ 76\\ 77\\ 78\\ 79\\ 80\\ 81\\ 82\\ 83\\ 84\\ 85\\ 86\\ 87\\ 88\\ 89\\ 90\\ 91\\ 92\\ 93\\ 94\\ 95\\ 96\\ 97\\ 98\\ 99\\ 100\\ 101\\ 102\\ 103\\ 104\\ 105\\ 106\\ 107\\ \end{array}$		DO		$\begin{array}{c} 108\\ 109\\ 110\\ 111\\ 112\\ 113\\ 114\\ 115\\ 116\\ 117\\ 118\\ 119\\ 120\\ 121\\ 122\\ 123\\ 124\\ 125\\ 126\\ 127\\ 128\\ 129\\ 130\\ 131\\ 132\\ 133\\ 134\\ 135\\ 136\\ 137\\ 138\\ 139\\ 140\\ 141\\ 142\\ 143\\ 144\\ 145\\ 146\\ 147\\ 148\\ 149\\ 150\\ 151\\ 152\\ 153\\ 154\\ 155\\ 156\\ 157\\ 158\\ 159\\ 160\\ \end{array}$	$\begin{array}{c} \text{I/O} \\ I/O$	с с с с с с с с с с с с с с с с с с с
STANDARDSTANDARDMICROCIRCUIT DRAWINGA5962-99523DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990REVISION LEVEL BSHEET 12	FIGURE 2. <u>Ierminal connections</u> .									
DEFENSE SUPPLIT CENTER COLUMBUS REVISION LEVEL SHEET COLUMBUS, OHIO 43218-3990 B 12						A				5962-99523
	DEF	ENSE SUPPLY CENTER (COLUMBUS, OHIO 4321)	COLU 8-399() MBUS			REVISI	ON LEVEL B		SHEET 12



TEST WAVEFORMS PARAMETER ٧_X OUTPUT WAVEFORM - MEASUREMENT LEVEL 0.5 V VOH t_{ER(-)} 1.5 V ٧χ ٧χ t_{ER(+)} 2.6 V ۷_{OL} 0.5 V -۷он t_{EA(+)} 1.5 V ٧χ 0.5 V 0.5 V t_{EA(-)} ٧χ · $v_{\rm thc}$ VOL





APR 97

Downloaded from Arrow.com.



APR 97
Downloaded from Arrow.com.



APR 97



APR 97







AFK 97

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance w MIL-PRF-38535, t	/ith able III)
		Device class M	Device class Q	Device class V
1	Interim electrical Parameters (see 4.2)			1,7,9 or 2,8A,10
2	Static burn-in (method 1015)	Not Required	Not Required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
7	Group C end-point electrical parameters	2,3,7, 8A,8B	2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 ∆
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

1/ Blank spaces indicate tests are not applicable.

2/ Any or all subgroups may be combined when using high-speed testers.
 3/ Subgroups 7 and 8 functional tests shall verify the truth table.

 $\frac{1}{4}$ * indicates PDA applies to subgroup 1 and 7.

<u>5</u>/ ** see 4.4.1e.

 $\frac{6}{\Delta}$ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

Parameter <u>1</u> /	Device types All
l _{oz}	±10% of the specified value in table I
I _{IX}	±10% of the specified value in table I

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ .

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99523
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	21

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. Prior to burn-in, the devices shall be programmed (see 4.7 herein) with a checkerboard pattern or equivalent (manufacturers at their option may employ an equivalent pattern provided it is topologically true alternating bit pattern). The pattern shall be read before and after burn-in. Devices having bits not in the proper state after burn-in shall constitute a device failure and shall be removed from the lot. The manufacturer as an option may use built-in test circuitry by testing the entire lot to verify programmability and AC performance without programming the user array.
- c. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
- d. Interim and final electrical parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99523
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 22
DSCC FORM 2234	-		

APR 97

Downloaded from Arrow.com.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device.
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard EIA/JESD78 may be used for reference.
- e. Subgroup 4 (CIN, COUT, and CDP measurements) shall be measured only for initial qualification and after any process or design changes which may affect capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is three devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99523
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 23
DSCC FORM 2234			

APR 97
Downloaded from Arrow.com.

4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

4.6 <u>Erasure procedures</u>. Erasure procedures shall be as specified by the device manufacturer and shall be made available upon request.

4.7 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-99523
		REVISION LEVEL B	SHEET 24

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-12-29

Approved sources of supply for SMD 5962-99523 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9952301QZC	65786	CY37256P160-83UMB
5962-9952302QZC	65786	CY37256P160-125UMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

65786

Cypress Semiconductor 3901 North First Street San Jose, CA 95134

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.